Addressing Thermal and Power Delivery Bottlenecks in 3D Circuits

被引：0
|
作者：
Sapatnekar, Sachin S. [1 ]
机构：
[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
来源：
PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009 | 2009年
关键词：
PLACEMENT; SIMULATION;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The enhanced packing densities facilitated by 3D integrated circuit technology also has an unwanted side-effect, in the form of increasing the amount of current per unit footprint of the chip, as compared to a 2D design. This has ramifications on two critical issues: firstly, it means that more heat is generated per unit footprint, potentially leading to thermal problems, and secondly, more current must be supplied per package pin, leading to possible power delivery bottlenecks. This paper presents an overview of the challenges and solutions in the domain of addressing these two issues in 3D integrated circuits.
引用
收藏
页码：423 / 428
页数：6
相关论文
共 50 条
  • [21] Thermal Analysis and Modeling of 3D Integrated Circuits for Test Scheduling
    Rawat, Indira
    Gupta, M. K.
    Singh, Virendra
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [22] Layout based 3D thermal simulations of integrated circuits components
    Slusarczyk, K
    Kaminski, M
    Napieralski, A
    COMPUTATIONAL SCIENCE - ICCS 2004, PROCEEDINGS, 2004, 3039 : 1029 - 1036
  • [23] Efficient thermal via planning for placement of 3D integrated circuits
    Jing Li
    Hiroshi Miyashita
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 145 - 148
  • [24] Optimizing Decoupling Capacitors in 3D Circuits for Power Grid Integrity
    Zhou, Pingqiang
    Sridharan, Karthikk
    Sapatnekar, Sachin S.
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (05): : 15 - 25
  • [25] Dynamic Power and Thermal Integrity in 3D Integration
    Yu, Hao
    He, Lei
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1108 - +
  • [26] Electrical-Thermal Co-analysis for Power Delivery Networks in 3D System Integration
    Xie, Jianyong
    Chung, Daehyun
    Swaminathan, Madhavan
    Mcallister, Michael
    Deutsch, Alina
    Jiang, Lijun
    Rubin, Barry J.
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 421 - +
  • [27] Effect of System Components on Electrical and Thermal Characteristics for Power Delivery Networks in 3D System Integration
    Xie, Jianyong
    Chung, Daehyun
    Swaminathan, Madhavan
    Mcallister, Michael
    Deutsch, Alina
    Jiang, Lijun
    Rubin, Barry J.
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2009, : 113 - +
  • [28] Modeling of Power Delivery into 3D Chips on Silicon Interposer
    Xu, Zheng
    Gu, Xiaoxiong
    Scheuermann, Michael
    Rose, Kenneth
    Webb, Buckwell C.
    Knickerbocker, John U.
    Lu, Jian-Qiang
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 683 - 689
  • [29] Fast Thermal Simulations of Vertically Integrated Circuits (3D ICs) Including Thermal Vias
    Ziabari, Amirkoushyar
    Shakouri, Ali
    2012 13TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2012, : 588 - 596
  • [30] 3D thermal modeling based on the two-port network theory for hybrid or monolithic integrated power circuits
    Dorkel, JM
    Tounsi, P
    Leturcq, P
    TWELFTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS, 1996, : 81 - 88
12345