High performance a-Si:H thin film transistors based on aluminum gate metallization

被引:11
|
作者
Nathan, A [1 ]
Murthy, RVR
Park, B
Chamberlain, SG
机构
[1] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada
[2] DALSA Inc, Waterloo, ON N2V 2E9, Canada
关键词
Aluminum - Amorphous silicon - Gates (transistor) - Hydrogenation - Leakage currents - Metallizing - Pressure effects - Sputter deposition - Surface roughness - Thermal effects;
D O I
10.1016/S0026-2714(00)00012-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a systematic study of the sputter deposition conditions for aluminum thin films employed as gate metallization for high performance a-Si:H thin film transistors (TFTs). Here, we vary sputtering parameters such as deposition temperature, process pressure, and power, all of which have a strong bearing on the surface roughness of the film, including hillock generation induced by thermal processing. For example, at a low deposition temperature (30 degrees C) and a low process pressure (5 mTorr), the surface roughness appeared to be significantly reduced. Transistors with gate metallization deposited under these conditions show a low leakage current (similar to 10 fA), an ON/OFF ratio better than 10(8), and a mobility of 1.1 cm(2)/V s, in contrast, films deposited at 150 degrees C and 10 mTorr, yield a degradation in mobility to 0.77 cm(2)/V s and an increase in leakage current to 1 pA, caused by the high interface roughness of the TFT channel due to hillock formation on the Al gate. (C) 2000 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:947 / 953
页数:7
相关论文
共 50 条
  • [21] The effect of geometric overlapping capacitance on leakage of a-Si:H thin film transistors
    Pereira, D
    Nathan, A
    PROCEEDINGS OF THE FOURTH SYMPOSIUM ON THIN FILM TRANSISTOR TECHNOLOGIES, 1999, 98 (22): : 256 - 264
  • [22] Comparison of conventional and self-aligned a-Si:H thin film transistors
    Yang, CS
    Read, WW
    Arthur, CB
    Parsons, GN
    FLAT PANEL DISPLAY MATERIALS III, 1997, 471 : 179 - 184
  • [23] Bias induced long term transient in a-Si:H thin film transistors
    Jahinuzzaman, SM
    Servati, P
    Nathan, A
    PHOTONICS NORTH: APPLICATIONS OF PHOTONIC TECHNOLOGY 7B, PTS 1 AND 2: CLOSING THE GAP BETWEEN THEORY, DEVELOPMENT, AND APPLICATION - PHOTONIC APPLICATIONS IN ASTRONOMY, BIOMEDICINE, IMAGING, MATERIALS PROCESSING, AND EDUCATION, 2004, 5578 : 315 - 322
  • [24] Effect of temperature and illumination on the instability of a-Si:H thin-film transistors under AC gate bias stress
    Huang, CY
    Teng, TH
    Yang, CJ
    Tseng, CH
    Cheng, HC
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 2001, 40 (4A): : L316 - L318
  • [25] Back-channel-oxidized a-Si: H thin-film transistors
    Takechi, K
    Hirano, N
    Hayama, H
    Kaneko, S
    JOURNAL OF APPLIED PHYSICS, 1998, 84 (07) : 3993 - 3999
  • [26] Photoresist-free fabrication process for a-Si:H thin film transistors
    Princeton Univ, Princeton, United States
    Journal of Non-Crystalline Solids, 227-230 (Pt 2): : 1217 - 1220
  • [27] Photoresist-free fabrication process for a-Si:H thin film transistors
    Gleskova, H
    Wagner, S
    Shen, DS
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 1998, 227 : 1217 - 1220
  • [28] Defect creation in a-Si:H thin film transistors by bias-stress
    Wi, BR
    Lee, WH
    Lee, C
    Shin, SC
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1997, 36 (5A): : L536 - L539
  • [29] Self-heating and kink effects in a-Si:H thin film transistors
    Wang, L
    Fjeldly, TA
    Iniguez, B
    Slade, HC
    Shur, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (02) : 387 - 397
  • [30] Performance of a-Si:H thin film transistors fabricated by very high frequency discharge silane plasma chemical vapor deposition
    Takechi, K
    Takagi, T
    Kaneko, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (10): : 6269 - 6275