High performance a-Si:H thin film transistors based on aluminum gate metallization

被引:11
|
作者
Nathan, A [1 ]
Murthy, RVR
Park, B
Chamberlain, SG
机构
[1] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada
[2] DALSA Inc, Waterloo, ON N2V 2E9, Canada
关键词
Aluminum - Amorphous silicon - Gates (transistor) - Hydrogenation - Leakage currents - Metallizing - Pressure effects - Sputter deposition - Surface roughness - Thermal effects;
D O I
10.1016/S0026-2714(00)00012-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a systematic study of the sputter deposition conditions for aluminum thin films employed as gate metallization for high performance a-Si:H thin film transistors (TFTs). Here, we vary sputtering parameters such as deposition temperature, process pressure, and power, all of which have a strong bearing on the surface roughness of the film, including hillock generation induced by thermal processing. For example, at a low deposition temperature (30 degrees C) and a low process pressure (5 mTorr), the surface roughness appeared to be significantly reduced. Transistors with gate metallization deposited under these conditions show a low leakage current (similar to 10 fA), an ON/OFF ratio better than 10(8), and a mobility of 1.1 cm(2)/V s, in contrast, films deposited at 150 degrees C and 10 mTorr, yield a degradation in mobility to 0.77 cm(2)/V s and an increase in leakage current to 1 pA, caused by the high interface roughness of the TFT channel due to hillock formation on the Al gate. (C) 2000 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:947 / 953
页数:7
相关论文
共 50 条
  • [1] Electrolyte-gate a-Si:H thin film transistors
    Gonçalves, DI
    Prazeres, DM
    Chu, V
    Conde, JP
    AMORPHOUS AND NANOCRYSTALLINE SILICON SCIENCE AND TECHNOLOGY-2005, 2005, 862 : 623 - 628
  • [2] The asymmetry dual-gate a-Si:H thin film transistors
    Liang, Chung-Yu
    Chen, Hsin-Li
    Yeh, F. S.
    Chang, T. C.
    IDW '07: PROCEEDINGS OF THE 14TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2007, : 1971 - 1974
  • [3] Horizontally redundant, split-gate a-Si:H thin film transistors
    Kuo, Y
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1996, 143 (08) : 2680 - 2682
  • [4] Thin channel a-Si:H thin film transistors
    Thomasson, DB
    Jackson, TN
    1996 54TH ANNUAL DEVICE RESEARCH CONFERENCE DIGEST, 1996, : 70 - 71
  • [5] a-Si:H thin film transistors after very high strain
    Gleskova, H
    Wagner, S
    Suo, Z
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2000, 266 : 1320 - 1324
  • [6] Degradation effects in a-Si:H thin film transistors and their impact on circuit performance
    Allee, David R.
    Clark, Lawrence T.
    Shringarpure, Rahul
    Venugopal, Sameer M.
    Li, Zi P.
    Bawolek, Edward J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 158 - +
  • [7] Thin active layer a-Si:H thin-film transistors
    Thomasson, DB
    Dayawansa, M
    Chang, JH
    Jackson, TN
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (03) : 117 - 119
  • [8] Analysis of temperature effect on a-Si:H thin film transistors
    Qiang, L.
    Yao, R. H.
    SOLID-STATE ELECTRONICS, 2013, 81 : 13 - 18
  • [9] Progressive degradation in a-Si:H/SiN thin film transistors
    Merticaru, AR
    Mouthaan, AJ
    Kuper, FG
    THIN SOLID FILMS, 2003, 427 (1-2) : 60 - 66
  • [10] Combinatorial fabrication process for a-Si:H thin film transistors
    Aiyer, HN
    Nishioka, D
    Maruyama, R
    Shinno, H
    Matsuki, N
    Miyazaki, K
    Fujioka, H
    Koinuma, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 2001, 40 (1AB): : L81 - L83