System-Level Modeling and Reliability Analysis of Microprocessor Systems

被引：0

作者：

Chen, Chang-Chih ^{[1
]}

Milor, Linda ^{[1
]}

机构：

[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

来源：

2013 5TH IEEE INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES (IWASI) | 2013年

关键词：

wearout; microprocessor reliability; electromigration; stress migration; stress-induced voiding; backend time-dependent dielectric breakdown; negative bias temperature instability; positive bias temperature instability; gate oxide breakdown; time-dependent dielectric breakdown; hot carrier injection; aging; WEAROUT MECHANISMS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we have developed a framework to study wearout of state-of-the-art microprocessor systems. Taking into account the detailed thermal and electrical stress profiles, which are determined by running benchmarks on the system, we present a methodology to accurately estimate the lifetime due to each mechanism. The lifetime-limiting blocks and paths of a circuit are highlighted using standard benchmarks.

引用

页码：178 / 183

页数：6

共 42 条

[21] Power System Reliability Modeling with Aging Using Thinning Algorithm [J].

Kim, Hagkwen ;

Singh, Chanan .

2009 IEEE BUCHAREST POWERTECH, VOLS 1-5, 2009, :453-458

[22] A Novel System-Level Physics-based Electromigration Modelling Framework: Application to the Power Delivery Network [J].

Zahedmanesh, Houman ;

Ciofi, Ivan ;

Zografos, Odysseas ;

Badaroglu, Mustafa ;

Croes, Kristof .

2021 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PATHFINDING (SLIP 2021), 2021, :1-7

[23] Optimization of Experimental Designs for System-Level Accelerated Life Test in a Memory System Degraded by Time-Dependent Dielectric Breakdown [J].

Kim, Dae-Hyun ;

Hsu, Shu-Han ;

Milor, Linda .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (07) :1640-1651

[24] Interconnect Reliability Modeling and Index Failure Analysis for Power Amplifier [J].

Lin, Qian ;

Wu, Haifeng .

PROCEEDINGS OF 2017 IEEE 2ND INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), 2017, :1188-1191

[25] A Methodology for Estimating Memory Lifetime Using a System-Level Accelerated Life Test and Error-Correcting Codes [J].

Kim, Dae-Hyun ;

Milor, Linda .

2017 IEEE 35TH VLSI TEST SYMPOSIUM (VTS), 2017,

[26] Modeling Reliability of Critical Infrastructures with Application to Port Oil Transportation System [J].

Kolowrocki, Krzysztof .

11TH INTERNATIONAL FATIGUE CONGRESS, PTS 1 AND 2, 2014, 891-892 :1565-1570

[27] Interconnect Reliability Modeling and Analysis for Multi-Branch Interconnect Trees [J].

Chen, Hai-Bao ;

Tan, Sheldon X. -D. ;

Sukharev, Valeriy ;

Huang, Xin ;

Kim, Taeyoung .

2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,

[28] Learning-Oriented Reliability Improvement of Computing Systems From Transistor to Application Level [J].

Ranjbar, Behnaz ;

Klemme, Florian ;

Genssler, Paul R. ;

Amrouch, Hussam ;

Jung, Jinhyo ;

Dave, Shail ;

So, Hwisoo ;

Lee, Kyongwoo ;

Shrivastava, Aviral ;

Lin, Ji-Yung ;

Weckx, Pieter ;

Mishra, Subrat ;

Catthoor, Francky ;

Biswas, Dwaipayan ;

Kumar, Akash .

2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,

[29] Reliability aware Simulation Flow: From TCAD Calibration to Circuit Level Analysis [J].

Hussin, Razaidi ;

Gerrer, Louis ;

Ding, Jie ;

Amaroso, Salvatore Maria ;

Wang, Liping ;

Semicic, Marco ;

Weckx, Pieter ;

Franco, Jacopo ;

Vanderheyden, Annelies ;

Vanhaeren, Danielle ;

Horiguchi, Naoto ;

Kaczer, Ben ;

Asenov, Asen .

2015 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2015, :152-155

[30] Recent advances in EM and BTI induced reliability modeling, analysis and optimization (invited) [J].

Tan, Sheldon X. -D. ;

Amrouch, Hussam ;

Kim, Taeyoung ;

Sun, Zeyu ;

Cook, Chase ;

Henkel, Joerg .

INTEGRATION-THE VLSI JOURNAL, 2018, 60 :132-152

← 1 2 3 4 5 →