Performance improvement of disk array subsystems having shared cache and control memories

被引:2
作者
Takahashi, N [1 ]
Kurosu, Y [1 ]
机构
[1] Hitachi Ltd, Disk Array Syst Div, Odawara 2500872, Japan
来源
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE | 2004年 / 87卷 / 10期
关键词
disk array; increased speed; organizational method;
D O I
10.1002/ecjc.20103
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Amid trends toward the unification of storage in information systems and improvements in their operating efficiency, increased speed and greater numbers of channels for host connections are needed in disk arrays. In this paper, the authors focus on the fact that for increasing speed the network structure is more useful than the bus structure in terms of an approach for several microprocessors which comprise a disk array and the memory connections shared with them. The authors then propose a hybrid star network configuration which uses a hierarchical star network with connections over switches to cache memory where data from the host is stored temporarily, and a star network with direct connections with control memory where control tables for cache memory and other types of control information are stored. The authors create a disk array with a 32-channel host interface using their approach, and then implement a performance evaluation. The results show that sequential performance of 920 MB per second and transaction performance of 160 kIO per second are achieved. This is equivalent to a 5-fold increase for the former and a 2.5-fold increase for the latter compared to a disk array using a conventional bus setup. (C) 2004 Wiley Periodicals, Inc.
引用
收藏
页码:1 / 14
页数:14
相关论文
共 11 条
  • [1] BAKER WE, 1995, 25 INT S FAULT TOL C, P1
  • [2] CAO P, 1993, P INT S COMP ARCH IS, P52
  • [3] CASTETS GA, 2001, SG2454601, P67
  • [4] HAYASHI T, 1997, J INF PROCESS SOC JA, V38, P466
  • [5] KIREN S, 1993, J INF PROCESS SOC JA, V34, P642
  • [6] MENON J, 1992, P 25 HAW INT C SYST, V1, P74
  • [7] Nakazawa K., 1996, Joho Shori, V37, P18
  • [8] OCHIAI M, 1998, BIKKEI COMPUTER PAMP, P166
  • [9] Patterson D. A., 1988, SIGMOD Record, V17, P109, DOI 10.1145/971701.50214
  • [10] SHIGEKI K, 1995, CPSY9582 IEICE