Non-Intrusive NoC DFS for Soft Real-Time Multimedia Applications

被引:1
作者
Grammatikakis, Miltos D. [1 ]
Papagrigoriou, Antonis [1 ]
Petrakis, Polydoros [1 ]
Kornaros, George [1 ]
机构
[1] Technol Educ Inst Crete, Iraklion, Greece
来源
16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013) | 2013年
关键词
dynamic power management; frequency scaling; multimedia; NoC; real-time; shared memory;
D O I
10.1109/DSD.2013.140
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multimedia applications executing on NoC-based multicore architectures demand high performance and power-efficiency. We propose a low-cost NoC DPM controller that performs dynamic frequency scaling on each NoC router by activating shared memory-based monitoring probes at different parallel application slices or using an independent sample rate. We evaluate our DFS module by running an MPEG4 transfer speed test on a cycle-accurate, monitoring-aware SystemC virtual platform of a NoC-based MPSoC. The DFS module improves power-performance characteristics over existing techniques, and has minimal intrusion, significantly less than 0.01% of the total execution time.
引用
收藏
页码:60 / 63
页数:4
相关论文
共 17 条
  • [1] ARM, 2012, ARM CORT A9 TECHN RE
  • [2] A power and performance model for network-on-chip architectures
    Banerjee, N
    Vellanki, P
    Chatha, KS
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1250 - 1255
  • [3] da Rosa T.R., 2012, 25th Symposium on Integrated Circuits and Systems Design (SBCCI), P1, DOI DOI 10.1109/SBCCI.2012.6344429
  • [4] Eisley N., 2004, P 2004 INT C COMPILE, P104, DOI DOI 10.1145/1023833.1023849
  • [5] Energy- and performance-aware mapping for regular NoC architectures
    Hu, JC
    Marculescu, R
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (04) : 551 - 562
  • [6] A high level power model for Network-on-Chip (NoC) router
    Lee, Seung Eun
    Bagherzadeh, Nader
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2009, 35 (06) : 837 - 845
  • [7] Exploring NoC-Based MPSoC Design Space with Power Estimation Models
    Lirmm, Luciano Ost
    Guindani, Guilherme Montez
    Moraes, Fernando Gehm
    Indrusiak, Leandro Soares
    Maatta, Sanna
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 16 - 28
  • [8] Lungu A., 2009, Proceedings of MEMOCODE'09, P78
  • [9] Mishra A.K., P C HIGH PERF COMP N, P1
  • [10] Bandwidth-constrained mapping of cores onto NoC architectures
    Murali, S
    De Micheli, G
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 896 - 901