Emerging Applications for High K Materials in VLSI Technology

被引:138
作者
Clark, Robert D. [1 ]
机构
[1] Amer LLC, TEL Technol Ctr, Albany, NY 12203 USA
关键词
high K; dielectric; CVD; ALD; contacts; CMOS; DRAM; resistive RAM; diode; patterning; ATOMIC LAYER DEPOSITION; FIELD-EFFECT TRANSISTORS; SWITCHING PARAMETER VARIATION; WORK FUNCTION CONTROL; ALUMINUM-OXIDE; HAFNIUM OXIDE; INTERFACIAL DIPOLE; CMOS TRANSISTORS; N-MOSFETS; GATE;
D O I
10.3390/ma7042913
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
The current status of High K dielectrics in Very Large Scale Integrated circuit (VLSI) manufacturing for leading edge Dynamic Random Access Memory (DRAM) and Complementary Metal Oxide Semiconductor (CMOS) applications is summarized along with the deposition methods and general equipment types employed. Emerging applications for High K dielectrics in future CMOS are described as well for implementations in 10 nm and beyond nodes. Additional emerging applications for High K dielectrics include Resistive RAM memories, Metal-Insulator-Metal (MIM) diodes, Ferroelectric logic and memory devices, and as mask layers for patterning. Atomic Layer Deposition (ALD) is a common and proven deposition method for all of the applications discussed for use in future VLSI manufacturing.
引用
收藏
页码:2913 / 2944
页数:32
相关论文
共 176 条
[1]   Stabilization of a very high-k crystalline ZrO2 phase by post deposition annealing of atomic layer deposited ZrO2/La2O3 dielectrics on germanium [J].
Abermann, S. ;
Henkel, C. ;
Bethge, O. ;
Pozzovivo, G. ;
Klang, P. ;
Bertagnolli, E. .
APPLIED SURFACE SCIENCE, 2010, 256 (16) :5031-5034
[2]   Atomic layer deposition of ZrO2/La2O3 high-k dielectrics on germanium reaching 0.5 nm equivalent oxide thickness [J].
Abermann, S. ;
Bethge, O. ;
Henkel, C. ;
Bertagnolli, E. .
APPLIED PHYSICS LETTERS, 2009, 94 (26)
[3]   Step tunneling enhanced asymmetry in asymmetric electrode metal-insulator-insulator-metal tunnel diodes [J].
Alimardani, N. ;
Conley, J. F., Jr. .
APPLIED PHYSICS LETTERS, 2013, 102 (14)
[4]   Ultimate Scaling of High-κ Gate Dielectrics: Higher-κ or Interfacial Layer Scavenging? [J].
Ando, Takashi .
MATERIALS, 2012, 5 (03) :478-500
[5]  
[Anonymous], COMPREHENSIVE SEMICO
[6]  
[Anonymous], APPL PHYS LETT
[7]  
[Anonymous], P ADV OPT EN ENV WUH
[8]  
[Anonymous], APPL PHYS LETT
[9]  
[Anonymous], P IEEE INT EL DEV M
[10]  
[Anonymous], P 2012 INT SIL GERM