Simple carrier-based pulse-width modulation scheme for three-phase four-wire neutral-point-clamped inverters with neutral-point balancing

被引:16
作者
Luo, Fei [1 ]
Loo, Ka-Hong [1 ]
Lai, Yuk-Ming [1 ]
机构
[1] Hong Kong Polytech Univ, Dept Elect & Informat Engn, Hong Kong, Hong Kong, Peoples R China
关键词
3-LEVEL INVERTERS; CONVERTER; STRATEGY; SYSTEMS; MODE;
D O I
10.1049/iet-pel.2014.0906
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Neutral-point-clamped (NPC) three-level inverters can drive a combination of single- and three-phase loads or non-linear in a three-phase four-wire distribution system. However, an intrinsic problem with NPC three-level inverters is the fluctuation in the neutral-point (NP) voltage. In this study, a dynamic model of the NP voltage in a three-phase four-wire system will be analysed and developed. On the basis of this model, a simple carrier-based pulse-width modulation scheme for NP balancing is proposed. The proposed scheme decouples the NP voltage balancing from the necessity to control phase voltages, and controls the NP voltage without introducing zero-sequence voltage, thus the scheme can be applied to a general NPC voltage source inverter. The effectiveness of the proposed modulation scheme is verified by both simulation and experimental results. Finally, these results are compared with those reported in the literature.
引用
收藏
页码:365 / 376
页数:12
相关论文
共 31 条
[1]   Capacitor balance issues of the diode-clamped multilevel inverter operated in a quasi two-state mode [J].
Adam, Grain P. ;
Finney, Stephen J. ;
Massoud, Ahmed M. ;
Williams, Barry W. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (08) :3088-3099
[2]   Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation [J].
Bendre, Ashish ;
Venkataramanan, Giri ;
Rosene, Don ;
Srinivasan, Vijay .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (03) :718-726
[3]   Capacitor voltage balancing of a three-phase neutral-point clamped bi-directional rectifier using optimised switching sequences [J].
Bhat, Abdul Hamid ;
Langer, Nitin ;
Sharma, Deepak ;
Agarwal, Pramod .
IET POWER ELECTRONICS, 2013, 6 (06) :1209-1219
[4]   Closed-loop control of a three-phase neutral-point-clamped inverter using an optimized virtual-vector-based pulsewidth modulation [J].
Busquets-Monge, Sergio ;
Ortega, Jose Daniel ;
Bordonau, Josep ;
Beristain, Jose Antonio ;
Rocabert, Joan .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (05) :2061-2071
[5]  
BUSQUETSMONGE S, 2004, IEEE POWER ELECT LET, V2, P11, DOI DOI 10.1109/LPEL.2004.828445
[6]   A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters [J].
Celanovic, N ;
Boroyevich, D .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (02) :242-249
[7]   Space vector modulation strategy for neutral-point voltage balancing in three-level inverter systems [J].
Choi, Ui-Min ;
Lee, Kyo Beum .
IET POWER ELECTRONICS, 2013, 6 (07) :1390-1398
[8]   A FPGA-based generalized pulse width modulator for three-leg center-split and four-leg voltage source inverters [J].
Dai, Ning-Yi ;
Wong, Man-Chung ;
Ng, Fan ;
Han, Ying-Duo .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (03) :1472-1484
[9]   Decentralized Parallel Operation of Inverters Sharing Unbalanced and Nonlinear Loads [J].
De, Dipankar ;
Ramanarayanan, Venkataramanan .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (12) :2995-3025
[10]   A Novel Space-Vector Current Control Based on Circular Hysteresis Areas of a Three-Phase Neutral-Point-Clamped Inverter [J].
Ghennam, Tarak ;
Berkouk, El Madjid ;
Francois, Bruno .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2669-2678