A turbo-decoding message-passing algorithm for sparse parity-check matrix codes

被引:64
作者
Mansour, Mohammad M. [1 ]
机构
[1] Amer Univ Beirut, Dept Elect & Comp Engn, Beirut 11072020, Lebanon
关键词
iterative decoding; low-density parity-check (LDPC) codes; repeat-accumulate (RA) codes; Ramanujan graphs; turbo decoding algorithm; very large scale integration (VLSI) decoder architectures;
D O I
10.1109/TSP.2006.880240
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A turbo-decoding message-passing (TDMP) algorithm for sparse parity-check matrix (SPCM) codes such as low-density parity-check, repeat-accumulate, and turbo-like codes is presented. The main advantages of the proposed algorithm over the standard decoding algorithm are 1) its faster convergence speed by a factor of two in terms of decoding iterations, 2) improvement in coding gain by an order of magnitude at high signal-to-noise ratio, (SNR), 3) reduced memory requirements, and 4) reduced decoder complexity. In addition, an efficient algorithm for message computation using simple "max" operations is also presented. Analysis using EXIT charts shows that the TDMP algorithm offers a better performance-complexity tradeoff when the number of decoding iterations is small, which is attractive for high-speed applications. A parallel version of the TDMP algorithm in conjunction with architecture-aware (AA) SPCM codes, which have embedded structure that enables efficient high-throughput decoder implementation, are presented. Design examples of AA-SPCM codes based on graphs with large girth demonstrate that AA-SPCM codes have very good error-correcting capability using the TDMP algorithm.
引用
收藏
页码:4376 / 4392
页数:17
相关论文
共 44 条
  • [1] [Anonymous], P 36 ALL C COMM CONT
  • [2] OPTIMAL DECODING OF LINEAR CODES FOR MINIMIZING SYMBOL ERROR RATE
    BAHL, LR
    COCKE, J
    JELINEK, F
    RAVIV, J
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 1974, 20 (02) : 284 - 287
  • [3] BANGERTER B, 2003, INTEL TECHNOL J, V7
  • [4] OPTIMAL REARRANGEABLE MULTISTAGE CONNECTING NETWORKS
    BENES, VE
    [J]. BELL SYSTEM TECHNICAL JOURNAL, 1964, 43 (4P2): : 1641 - +
  • [5] BERROU C, 1993, IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS 93 : TECHNICAL PROGRAM, CONFERENCE RECORD, VOLS 1-3, P1064, DOI 10.1109/ICC.1993.397441
  • [6] A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder
    Blanksby, AJ
    Howland, CJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) : 404 - 412
  • [7] FAN J, LDPC EFFICIENT ALTER
  • [8] Gallager RG, 1963, LOW DENSITY PARITY C
  • [9] Difference metric soft-output detection: Architecture and implementation
    Gross, WJ
    Gaudet, VC
    Gulak, PG
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (10) : 904 - 911
  • [10] GUILLOUD F, 2004, THESIS ENST PARIS