Ultra-low voltage analog integrated circuits

被引：13

作者：

Chatterjee, Shouri ^{[1
]}

Tsividis, Yannis ^{[1
]}

Kinget, Peter ^{[1
]}

机构：

[1] Columbia Univ, Dept Elect Engn, New York, NY 10027 USA

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2006年 / E89C卷 / 06期

关键词：

low voltage; 0.5; V; body bias; nano-scale circuits;

D O I：

10.1093/ietele/e89-c.6.673

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The operation of analog circuits from ultra low supply voltages becomes necessary due to semiconductor technology scaling. Yet traditional design techniques cannot be used. In this paper, we review techniques that allow analog circuits to operate with supply voltages as low as 0.5 V. Biasing considerations are given, and robust bias circuits are discussed. For frequency-tunable circuits, a low-voltage MOS varactor tuning technique is presented. The techniques discussed are applied to two different OTA topologies, as well as to an automatically tuned, fifth-order active RC filter. This material is largely based on the work of the authors as described in [1]-[5].

引用

页码：673 / 680

页数：8

共 50 条

[21] Differential Second-Generation Current Conveyor for Ultra-Low Voltage Applications
Kumngern, Montree
Khateb, Fabian
18TH IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE 2014), 2014,
[22] Ultra-low Voltage and Low power UWB CMOS LNA using Forward Body Biases
Chang, Chih-Shiang
Guo, Jyh-Chyurn
2013 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2013, : 173 - 176
[23] CNTFET VDGA based ultra-low power low voltage high frequency filter applications
Ulusoy, Seyda Sunca
Alci, Mustafa
JOURNAL OF THE FACULTY OF ENGINEERING AND ARCHITECTURE OF GAZI UNIVERSITY, 2024, 39 (03): : 1555 - 1565
[24] Novel bootstrapped CMOS differential logic family for ultra-low voltage SoCs
Jung, Byung-Hwa
Kang, Sung-Chan
Oh, Jae-Hyuk
Park, Yoon-Suk
Kim, Yong-Ki
Kang, Yong-Gu
Kim, Jong-Woo
Kong, Bai-Sun
IEICE ELECTRONICS EXPRESS, 2008, 5 (18): : 711 - 717
[25] Flexible Ultra-Low-Voltage CMOS Circuit Design applicable for digital and analog circuits operating below 300mV
Berg, Yngvar
Mirmotahari, Omid
2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 646 - 651
[26] Continuous and Discrete Time Low Voltage Analog Circuits in 16 nm CMOS Technology
Pourashraf, Shirin
Ramirez-Angulo, Jaime
Diaz-Armendariz, Alejandra
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[27] An Ultra-Low Voltage CMOS Imager with Novel Pulse-Width-Modulation Readout
Hsieh, Chih-Chenq
Chung, Meng-Ting
IDW/AD '12: PROCEEDINGS OF THE INTERNATIONAL DISPLAY WORKSHOPS, PT 2, 2012, 19 : 1537 - 1540
[28] Strained Silicon Dynamic Threshold Voltage MOSFETs for Low Voltage and Ultra High Speed CMOS circuits
Gu, Weiying
Liang, Renrong
Zhao, Mei
Xu, Jun
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 134 - 137
[29] A 1-nW Ultra-Low Voltage Subthreshold CMOS Voltage Reference With 0.0154%/V Line Sensitivity
Lin, Jie
Wang, Lidan
Zhan, Chenchang
Lu, Yan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (10) : 1653 - 1657
[30] Low Voltage, High Current Power Converter for High Power Integrated Circuits
Dubus, P.
Makris, K.
Mroczkowski, M.
Mathewson, A.
Oliver, J.
Van der Blij, N.
Ponin, J.
Maynadier, P.
2023 13TH EUROPEAN SPACE POWER CONFERENCE, ESPC, 2023,

← 1 2 3 4 5 →