Ultra-low voltage analog integrated circuits

被引:13
|
作者
Chatterjee, Shouri [1 ]
Tsividis, Yannis [1 ]
Kinget, Peter [1 ]
机构
[1] Columbia Univ, Dept Elect Engn, New York, NY 10027 USA
来源
IEICE TRANSACTIONS ON ELECTRONICS | 2006年 / E89C卷 / 06期
关键词
low voltage; 0.5; V; body bias; nano-scale circuits;
D O I
10.1093/ietele/e89-c.6.673
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The operation of analog circuits from ultra low supply voltages becomes necessary due to semiconductor technology scaling. Yet traditional design techniques cannot be used. In this paper, we review techniques that allow analog circuits to operate with supply voltages as low as 0.5 V. Biasing considerations are given, and robust bias circuits are discussed. For frequency-tunable circuits, a low-voltage MOS varactor tuning technique is presented. The techniques discussed are applied to two different OTA topologies, as well as to an automatically tuned, fifth-order active RC filter. This material is largely based on the work of the authors as described in [1]-[5].
引用
收藏
页码:673 / 680
页数:8
相关论文
共 50 条
  • [1] Design Techniques for Ultra-Low Voltage Comparator Circuits
    Wang, Yao
    Wang, Haibo
    Wen, Guangjun
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (01)
  • [2] Design techniques for low-voltage analog integrated circuits
    Rakus, Matej
    Stopjakova, Viera
    Arbet, Daniel
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2017, 68 (04): : 245 - 255
  • [3] Ultra low-power low-voltage analog integrated filter design
    Serdijn, WA
    Haddad, SA
    De Lima, JA
    ANALOG CIRCUIT DESIGN: RF CIRCUITS: WIDE BAND, FRONT-ENDS,DAC'S, DESIGN METHODOLOGY AND VERIFICATION FOR RF AND MIXED-SIGNAL SYSTEMS, LOW POWER AND LOW VOLTAGE, 2006, : 369 - +
  • [4] DESIGN PRINCIPLES FOR LOW-VOLTAGE LOW-POWER ANALOG INTEGRATED-CIRCUITS
    SERDIJN, WA
    VANDERWOERD, AC
    VANROERMUND, AHM
    DAVIDSE, J
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1995, 8 (01) : 115 - 120
  • [5] Robust design and yield enhancement of low-voltage CMOS analog integrated circuits
    Tarim, TB
    Ismail, M
    Kuntman, HH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2001, 48 (04) : 475 - 486
  • [6] Level Shifter Architecture for Dynamically Biasing Ultra-Low Voltage Subcircuits of Integrated Systems
    Jadue, A. R. Iga
    Bastos, R. Possamai
    Leite, T. Ferreira de Paiva
    Rolloff, O. A.
    Diallo, M.
    Fesquet, L.
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [7] Ultra-low voltage and low-power voltage-mode DTMOS-based four-quadrant analog multiplier
    Yunus Babacan
    Analog Integrated Circuits and Signal Processing, 2019, 99 : 39 - 45
  • [8] Ultra-low voltage and low-power voltage-mode DTMOS-based four-quadrant analog multiplier
    Babacan, Yunus
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (01) : 39 - 45
  • [9] Ultra-Low Voltage and Ultra-Low Power Consumption Nonvolatile Operation of a Three-Terminal Atomic Switch
    Wang, Qi
    Itoh, Yaomi
    Tsuruoka, Tohru
    Aono, Masakazu
    Hasegawa, Tsuyoshi
    ADVANCED MATERIALS, 2015, 27 (39) : 6029 - 6033
  • [10] Ultra low-voltage analog circuits for UHF RFID devices in 180 nm CMOS technology
    Boni, Andrea
    Facen, Alessio
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (03) : 359 - 367