A novel Turbo decoder architecture for hand-held communication devices

被引:1
作者
Kim, DH [1 ]
Kim, S [1 ]
Hwang, SY [1 ]
机构
[1] Sogang Univ, Dept Elect Engn, CAD & Comp Syst Lab, Seoul 100611, South Korea
关键词
error correction codes; Shannon limit; MAP (maximum A posteriori) algorithm;
D O I
10.1109/TCE.2002.1010123
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Mobile communication systems, such as IMT-2000, adopt Turbo codes because they provide reliable, bandwidth-efficient communication over A WGN channels. The BER of Turbo codes is close to the Shannon limits. As mobile communication device can only use limited power supply, use of low power design techniques is essential for successful device implementation. This paper proposes an architecture of the turbo decoder which adopts a fast decoding structure by initial threshold setting such that the number of decoding iterations can be reduced without BER performance degradation. The proposed decoding structure can be easily modified for other MAP decoders by employing simple decision module. The initial iteration threshold has been decided via simulations by varying decoder parameters (means/normalized-variances of LLR, and the BER of the decoder outputs). Performance validations for the proposed decoder have been performed under the IMT-2000 high-speed data transmission test-bed with the channel characteristic being set to BER = 10(-6). Simulation results show 55% similar to 90% reductions in the number of decoding iterations when compared with conventional turbo decoders with a fixed number of iterations.
引用
收藏
页码:202 / 208
页数:7
相关论文
共 9 条
  • [1] [Anonymous], P IEEE GLOB TEL C 19
  • [2] [Anonymous], 1993, PROC IEEE INT C COMM, DOI 10.1109/ICC.1993.397441
  • [3] BAHL L, 1972, P IEEE INT S INF THE, P90
  • [4] Early detection and trellis splicing: Reduced-complexity iterative decoding
    Frey, BJ
    Kschischang, FR
    [J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1998, 16 (02) : 153 - 159
  • [5] VLSI architectures for turbo codes
    Masera, G
    Piccinini, G
    Roch, MR
    Zamboni, M
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (03) : 369 - 379
  • [6] PIETROBON S, 1996, P IEEE INT S INF THE, P6
  • [7] Pietrobon SS, 1998, INT J SATELL COMMUN, V16, P23, DOI 10.1002/(SICI)1099-1247(199801/02)16:1<23::AID-SAT590>3.0.CO
  • [8] 2-W
  • [9] SKLAR B, 1997, IEEE COMMUNICATI DEC, P94