Design and implementation of multipattern generators in analog VLSI

被引:21
|
作者
Kier, Ryan J. [1 ]
Ames, Jeffrey C.
Beer, Randall D.
Harrison, Reid R.
机构
[1] Univ Utah, Dept Elect & Comp Engn, Salt Lake City, UT 84112 USA
[2] Case Western Reserve Univ, Dept Elect Engn & Comp Sci, Cleveland, OH 44106 USA
来源
IEEE TRANSACTIONS ON NEURAL NETWORKS | 2006年 / 17卷 / 04期
关键词
analog neural network; analog VLSI; central pattern generator (CPG) implementations; continuous-time recurrent neural network (CTRNN); multipattern generators;
D O I
10.1109/TNN.2006.875983
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In recent years, computational biologists have shown through simulation that small neural networks with fixed connectivity are capable of producing multiple output rhythms in response to transient inputs. It is believed that such networks may play a key role in certain biological behaviors such as dynamic gait control. In this paper, we present a novel method for designing continuous-time recurrent neural networks (CTRNNs) that contain multiple embedded limit cycles, and we show that it is possible to switch the networks between these embedded limit cycles with simple transient inputs. We also describe the design and testing of a fully integrated four-neuron CTRNN chip that is used to implement the neural network pattern generators. We provide two example multipattern generators and show that the measured waveforms from the chip agree well with numerical simulations.
引用
收藏
页码:1025 / 1038
页数:14
相关论文
共 50 条
  • [1] Low-power analog VLSI implementation of wavelet transform
    Hong-Min, Li
    Yi-Gang, He
    DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2007, 14 : 383 - 386
  • [2] Low-power Analog VLSI Implementation of Wavelet Transform
    ZHANG Jiang-hong(College of Electrical and Information Engineering
    Semiconductor Photonics and Technology, 2009, 15 (02) : 86 - 89
  • [3] Design of a neuromorphic Hebbian synapse using analog VLSI
    Rachmuth, G
    Poon, CS
    1ST INTERNATIONAL IEEE EMBS CONFERENCE ON NEURAL ENGINEERING 2003, CONFERENCE PROCEEDINGS, 2003, : 221 - 224
  • [4] An analog VLSI design for a neuron with a choice of learning rules
    Neal, MJ
    NEUROCOMPUTING, 2000, 30 (1-4) : 185 - 200
  • [5] Local cluster neural net analog VLSI design
    Sitte, J
    Korner, T
    Ruckert, U
    NEUROCOMPUTING, 1998, 19 (1-3) : 185 - 197
  • [6] Analog VLSI circuit implementation. of an adaptive neuromorphic olfaction chip
    Koickal, Thomas Jacob
    Hamilton, Alister
    Tan, Su Lim
    Covington, James A.
    Gardner, Julian W.
    Pearce, Tim C.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (01) : 60 - 73
  • [7] Analog VLSI Design Constraints of Programmable Cellular Neural Networks
    Peter Kinget
    Michiel Steyaert
    Analog Integrated Circuits and Signal Processing, 1998, 15 : 251 - 262
  • [8] Design of MOS-translinear multiplier/dividers in analog VLSI
    Lopez-Martin, AJ
    Carlosena, A
    VLSI DESIGN, 2000, 11 (04) : 321 - 329
  • [9] Analog VLSI design constraints of programmable cellular neural networks
    Kinget, P
    Steyaert, M
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 15 (03) : 251 - 262
  • [10] Analog VLSI implementation of wavelet transform using switched-current circuits
    Mu Li
    Yigang He
    Ying Long
    Analog Integrated Circuits and Signal Processing, 2012, 71 : 283 - 291