Modeling capacitance of on-chip coplanar transmission lines over the silicon substrate

被引：0
|
作者：
Gordin, R [1 ]
Goren, D [1 ]
机构：
[1] Univ Haifa, IBM Haifa Res Labs, IL-31905 Haifa, Israel
来源：
SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/SPI.2004.1409023
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The paper presents a semi-analytical technique for modeling capacitance of on-chip coplanar transmission lines over conductive silicon substrate. The focus is put on developing expressions for high frequency capacitance which yield reasonable accuracy. The technique is based on the 2-D approach and results in accurate and efficient expressions accounting for frequency dependent behavior of the silicon substrate, as well as for actual transmission lines geometry.
引用
收藏
页码：117 / 120
页数：4
相关论文
共 50 条
  • [11] Conductive substrate losses in coplanar and microstrip transmission lines
    Haydl, WH
    27TH EUROPEAN MICROWAVE 97, CONFERENCE + EXHIBITION - BRIDGING THE GAP BETWEEN INDUSTRY AND ACADEMIA, VOLS I AND II, 1997, : 532 - 537
  • [12] Using Transmission Lines for Global On-Chip Communication
    Carpenter, Aaron
    Hu, Jianyun
    Xu, Jie
    Huang, Michael
    Wu, Hui
    Liu, Peng
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (02) : 183 - 193
  • [13] Analysis of the parameter extraction for on-chip transmission lines
    Yang, Shuo
    Fu, Jun
    Zhang, Lijun
    Liu, Linlin
    Wang, Quan
    Feng, Yueyi
    IEICE ELECTRONICS EXPRESS, 2020, 17 (18):
  • [14] An Investigation on The Optimum Termination for On-Chip Transmission Lines
    Picha, Sepideh Gholipour
    Sarafi, Sahar
    Koberle, Michael
    Sturm, Johannes
    2021 29TH TELECOMMUNICATIONS FORUM (TELFOR), 2021,
  • [15] Compact model generation for on-chip transmission lines
    Kim, T
    Li, XY
    Allstot, DJ
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (03) : 459 - 470
  • [16] Clock distribution networks with on-chip transmission lines
    Mizuno, M
    Anjo, K
    Sumi, Y
    Fukaishi, M
    Wakabayashi, H
    Mogami, T
    Horiuchi, T
    Yamashina, M
    PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 3 - 5
  • [17] Scalable wideband equivalent circuit model for silicon-based on-chip transmission lines
    Hansheng Wang
    Weiliang He
    Minghui Zhang
    Lu Tang
    Journal of Semiconductors, 2017, (06) : 113 - 118
  • [18] Scalable wideband equivalent circuit model for silicon-based on-chip transmission lines
    Hansheng Wang
    Weiliang He
    Minghui Zhang
    Lu Tang
    Journal of Semiconductors, 2017, 38 (06) : 113 - 118
  • [19] Inductance Modeling for On-chip interconnects using Elevated coplanar waveguide
    Ranjithkumar, R.
    Rajaram, S.
    Raju, S.
    Abhaikumar, V.
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 195 - +
  • [20] Signal Integrity Verification of Coplanar Structures for Shielded On-Chip Interconnect Lines
    Khan, Zafar Bedar
    Kim, Hyewon
    Eo, Yungseon
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 440 - 443
12345