Optimised equaliser for differential CMOS photodiodes

被引：12

作者：

Tavernier, F. ^{[1
]}

Hermans, C. ^{[1
]}

Steyaert, M. ^{[1
]}

机构：

[1] Katholieke Univ Leuven, ESAT, MICAS, B-3001 Heverlee, Belgium

来源：

ELECTRONICS LETTERS | 2006年 / 42卷 / 17期

关键词：

D O I：

10.1049/el:20061847

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An optimised equaliser to enhance the bandwidth of differential photodiodes, integrated in a standard CMOS technology, is presented. This way, the speed performance of those photodiodes is improved. The advantage over an equalised single-ended photodiode is discussed. Finally, the measured frequency response of a 0.18 mu m CMOS equaliser is shown.

引用

页码：1002 / 1003

页数：2

共 6 条

[1] Gigabit photodiodes in standard digital nanometer CMOS technologies [J].

Hermans, C ;

Leroux, P ;

Steyaert, M .

ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, :51-54

[2]

HERMANS C, IN PRESS ESSCIRC 200

[3]

HERMANS C, IN PRESS IEEE J SOLI

[4] A 3-Gb/s optical detector in standard CMOS for 850-nm optical communication [J].

Radovanovic, S ;

Annema, AJ ;

Nauta, B .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (08) :1706-1717

[5] Asynchronous 250-mb/s optical receivers with integrated detector in standard CMOS technology for optocoupler applications [J].

Rooman, C ;

Coppée, D ;

Kuijk, M .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (07) :953-958

[6]

SWOBODA R, 2006, IEEE INT SOL STAT CI, P240

← 1 →