Simultaneous Molding and Under-filling for Void Free Process to Encapsulate Fine Pitch Micro Bump Interconnections of Chip-to-Wafer (C2W) Bonding in Wafer Level Packaging

被引:0
|
作者
Sorono, Dexter Velez [1 ]
Vempati, Srinivasa Rao [1 ]
Bu, Lin [1 ]
Chong, Ser Choong [1 ]
Liang, Calvin Teo Wei [1 ]
Wei, Seit Wen [1 ]
机构
[1] ASTAR, Inst Microelect, Singapore 117685, Singapore
来源
PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013) | 2013年
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The encapsulation of chips with fine pitch micro bump interconnections in chip-to-wafer (C2W) bonding has a known two steps process in wafer level packaging. First step is under-filling process that fills the gap between bumps underneath the chips. Under-filling process can either be using liquid dispensing which allow it to flow underneath the bumped chips by capillary force or using a non-flow under-fill material. The second step is molding process that encapsulates the entire C2W with a molding compound. Through simultaneous molding and under-filling process to encapsulate, the two steps will become a single step process. Although, this method has been widely used for flip-chip Ball Grid Array (BOA) packaging using Moldable Under-fill (MUF) material in transfer molding, it is not yet fully utilized for water level C2W packaging using MUF material in wafer level compression molding. One major challenge during under-filling is voids formation underneath the bumped chips as shown in Fig. 1. This study aims to implement simultaneous molding and under-filling to achieve a void free process in wafer level C2W packaging. Mold flow simulation using ANSYS FLUENT 14.5 commercial software is being used to predetermine the major factors affecting the voids formation. Based on the simulation result, we have identified several factors that can significantly affect the voids size. The identified factors arc mold temperature, mold compound dispensing pattern and mold filling speed. The mold flow simulation results are being validated using test chips with 90um micro bump pitch in the actual molding experiment. We validated the actual void formation by comparing the result of low and high molding temperature, comparing round and straight line dispensing pattern and also validated the use of slower filling speed during molding process. The experimental result confirms the total elimination of voids formation during simultaneous molding and under-filling process. The experimental result indicates that the actual molding perfectly match with the mold flow simulation result. [GRAPHICS] .
引用
收藏
页码:67 / 72
页数:6
相关论文
共 4 条
  • [1] Development of Chip-to-Wafer (C2W) bonding process for High Density I/Os Fan-out Wafer Level Package (FOWLP)
    Lim, Sharon Pei-Siang
    Chong, Ser Choong
    Ding, Mian Zhi
    Rao, Vempati Srinivasa
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 435 - 440
  • [2] Chip-to-Wafer (C2W) 3D Integration with Well-Controlled Template Alignment and Wafer-Level Bonding
    Chen, Qianwen
    Zhang, Dingyou
    Wang, Zheyao
    Liu, Litian
    Lu, James Jian-Qiang
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1 - 6
  • [3] Chip-to-Wafer (C2W) flip chip bonding for 2.5D High density interconnection on TSV free interposer
    Lim, Sharon Pei-Siang
    Ding, Mian Zhi
    Kawano, Masaya
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [4] Development of Bonding Process for High Density Fine Pitch Micro Bump Interconnections with Wafer Level Underfill for 3D Applications
    Rao, Vempati Srinivasa
    Chong, Ser Choong
    Chen Zhaohui
    Aw, Jie Li
    Ching, Eva Wai Leong
    Gilho, Hwang
    Fernandez, Daniel Moses
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 543 - 548