Reduced device count version of single-stage switched-capacitor module for cascaded multilevel inverters

被引:18
作者
Bhatnagar, Pallavee [1 ]
Agrawal, Rekha [2 ]
Gupta, Krishna Kumar [3 ]
机构
[1] IES Coll Technol, Dept Elect Engn, Bhopal, India
[2] Sagar Inst Sci & Technol, Dept Elect & Elect Engn, Bhopal, India
[3] Thapar Inst Engn & Technol, Sch Elect & Instrumentat Engn, Patiala, Punjab, India
关键词
invertors; switched capacitor networks; single-stage switched-capacitor module; total peak inverse voltage; switching losses; reduced device count version; cascaded multilevel inverters; switched capacitors; voltage-rated power switches; (SCM)-C-3; dc sources; symmetric source configuration; asymmetric source configuration; capacitors; fundamental frequency operation; CONVERTER TOPOLOGY; NUMBER; CELLS;
D O I
10.1049/iet-pel.2018.6017
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Switched capacitors are being increasingly employed in multilevel inverters for various applications. Of the new topologies that have been recently introduced, single-stage switched-capacitor module ((SCM)-C-3) has gained a lot of attention. In this work, a modified version of (SCM)-C-3 is presented that leads to a significant reduction in a number of power switches, with a simultaneous reduction in total peak inverse voltage. The proposed topology can generate 9 voltage levels in symmetric configuration and 11 voltage levels in asymmetric configuration with two dc sources, two capacitors, and eight power switches. Moreover, for the higher voltage-rated power switches in the structure, the switching losses are minimised by fundamental frequency operation of these switches. The operation and the performance of the proposed topology have been validated through simulation and experimental results of a single-phase prototype with symmetric and asymmetric source configurations.
引用
收藏
页码:1079 / 1086
页数:8
相关论文
共 38 条
[1]   Hybrid Multilevel Converter With Cascaded H-bridge Cells for HVDC Applications: Operating Principle and Scalability [J].
Adam, G. P. ;
Abdelsalam, Ibrahim Abdallah ;
Ahmed, Khaled Hani ;
Williams, Barry W. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (01) :65-77
[2]   Cascade-multi-cell multilevel converter with reduced number of switches [J].
Ajami, Ali ;
Oskuee, Mohammad Reza Jannati ;
Khosroshahi, Mahdi Toopchi ;
Mokhberdoran, Ataollah .
IET POWER ELECTRONICS, 2014, 7 (03) :552-558
[3]   Developed cascaded multilevel inverter topology to minimise the number of circuit devices and voltage stresses of switches [J].
Ajami, Ali ;
Oskuee, Mohammad Reza Jannati ;
Mokhberdoran, Ataollah ;
Van den Bossche, Alex .
IET POWER ELECTRONICS, 2014, 7 (02) :459-466
[4]   Cascading of diode bypassed transistor-voltage-source units in multilevel inverters [J].
Al-Judi, Arif ;
Nowicki, Edwin .
IET POWER ELECTRONICS, 2013, 6 (03) :554-560
[5]   Asymmetrical multilevel converter topology with reduced number of components [J].
Babaei, Ebrahim ;
Kangarlu, Mohammad Farhadi ;
Hosseinzadeh, Mohammad Ali .
IET POWER ELECTRONICS, 2013, 6 (06) :1188-1196
[6]   A Cascade Multilevel Converter Topology With Reduced Number of Switches [J].
Babaei, Ebrahim .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (06) :2657-2664
[7]   Recent advances in single-phase transformerless photovoltaic inverters [J].
Barater, Davide ;
Lorenzani, Emilio ;
Concari, Carlo ;
Franceschini, Giovanni ;
Buticchi, Giampaolo .
IET RENEWABLE POWER GENERATION, 2016, 10 (02) :260-273
[8]   A New Boost Switched-Capacitor Multilevel Converter With Reduced Circuit Devices [J].
Barzegarkhoo, Reza ;
Moradzadeh, Majid ;
Zamiri, Elyas ;
Kojabadi, Hossein Madadi ;
Blaabjerg, Frede .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (08) :6738-6754
[9]  
Daher S, 2005, P COBEP REC BRAZ, P199
[10]   Multilevel inverters for low-power application [J].
De, S. ;
Banerjee, D. ;
Kumar, K. Siva ;
Gopakumar, K. ;
Ramchand, R. ;
Patel, C. .
IET POWER ELECTRONICS, 2011, 4 (04) :384-392