A novel self-aligned process for platinum silicide nanowires

被引:13
作者
Zhang, Zhen
Hellstrom, Per-Erik
Lu, Jun
Ostling, Mikael
Zhang, Shi-Li
机构
[1] Royal Inst Technol, KTH, Sch Informat & Commun Technol, SE-16440 Kista, Sweden
[2] Uppsala Univ, Angstrom Lab, SE-75121 Uppsala, Sweden
关键词
sidewall transfer lithography; self-aligned process; nanowire; platinum silicide;
D O I
10.1016/j.mee.2006.09.032
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Directly accessible, ultralong, uniform platinum silicide nanowires in PtSi and Pt2Si are mass-fabricated by combining a sidewall transfer lithography (STL) technology and a self-aligned silicide process. The STL technology is based on standard Si technology. The self-aligned platinum silicide (PtSix) process consists of two sequential steps in a single run: a silicidation step in N-2 to ensure a controllable silicide formation followed by an oxidation step in O-2 to form a reliable protective SiOx layer on top of the grown PtSix. The achieved nanowires are characterised by a low resistivity: 26 +/- 3 and 34 +/- 2 mu Omega cm for the Pt2Si- and PtSi-dominated nanowires. (c) 2006 Elsevier B.V. All rights reserved.
引用
收藏
页码:2107 / 2111
页数:5
相关论文
共 16 条
[1]   FORMATION OF PT SILICIDES - THE EFFECT OF OXYGEN [J].
CHANG, CA .
JOURNAL OF APPLIED PHYSICS, 1985, 58 (03) :1412-1414
[2]   A spacer patterning technology for nanoscale CMOS [J].
Choi, YK ;
King, TJ ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (03) :436-441
[3]   ELECTRICAL MEASUREMENT OF THE FORMATION OF THE PLATINUM-RICH METAL SILICIDES BY METAL-SILICON REACTION [J].
GAS, P ;
TARDY, J ;
LEGOUES, F ;
DHEURLE, FM .
APPLIED PHYSICS LETTERS, 1987, 50 (17) :1135-1137
[4]   A robust spacer gate process for deca-nanometer high-frequency MOSFETs [J].
Hallstedt, J ;
Hellström, PE ;
Zhang, Z ;
Malm, BG ;
Edholm, J ;
Lu, J ;
Zhang, SL ;
Radamson, HH ;
Östling, M .
MICROELECTRONIC ENGINEERING, 2006, 83 (03) :434-439
[5]  
Massalsky T.B., 1986, Binary Alloy Phase Diagrams, V1-3
[6]   SELF-ALIGNED SILICIDES OR METALS FOR VERY LARGE-SCALE INTEGRATED-CIRCUIT APPLICATIONS [J].
MURARKA, SP .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1986, 4 (06) :1325-1331
[7]   PLATINUM SILICIDE FORMATION USING RAPID THERMAL-PROCESSING [J].
NAEM, AA .
JOURNAL OF APPLIED PHYSICS, 1988, 64 (08) :4161-4167
[8]  
NICOLET MA, 1983, VLSI ELECTRONICS MIC, V6, pCH6
[9]   BARRIER HEIGHTS AND SILICIDE FORMATION FOR NI, PD, AND PT ON SILICON [J].
OTTAVIANI, G ;
TU, KN ;
MAYER, JW .
PHYSICAL REVIEW B, 1981, 24 (06) :3354-3359
[10]   OBSERVATIONS ON FORMATION AND ETCHING OF PLATINUM SILICIDE [J].
RAND, MJ ;
ROBERTS, JF .
APPLIED PHYSICS LETTERS, 1974, 24 (02) :49-51