ACCELERATING CRITICAL SECTION EXECUTION WITH ASYMMETRIC MULTICORE ARCHITECTURES

被引：11

作者：

Suleman, M. Aater ^{[1
]}

Mutlu, Onur ^{[2
]}

Qureshi, Moinuddin K. ^{[3
]}

Patt, Yale N. ^{[1
]}

机构：

[1] Univ Texas Austin, Austin, TX 78712 USA

[2] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA

[3] IBM Res Corp, Yorktown Hts, NY USA

来源：

IEEE MICRO | 2010年 / 30卷 / 01期

关键词：

CMP; Critical sections; Heterogeneous cores; Locks; Multicore; Parallel programming; Serialization;

D O I：

10.1109/MM.2010.7

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Contention for critical sections can reduce performance and scalability by causing thread serialization. The proposed accelerated critical sections mechanism reduces this limitation acs executes critical sections on the high-performance core of an asymmetric chip multiprocessor (acmp), which can execute them faster than the smaller cores can.

引用

页码：60 / 70

页数：11

共 18 条

[11]

Morad T. Y., 2006, IEEE Computer Architecture Letters, V5, P14, DOI 10.1109/L-CA.2006.6

[12] Speculative lock elision: Enabling highly concurrent multithreaded execution [J].

Rajwar, R ;

Goodman, JR .

34TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO-34, PROCEEDINGS, 2001, :294-305

[13]

Rajwar Ravi., 2002, Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS-X, P5, DOI [10.1145/605397.605399, DOI 10.1145/605397.605399]

[14]

RANGANATHAN P, 1997, P 24 INT S COMP ARCH, P144

[15]

Sridharan Srinivas, 2006, P WORKSH OP SYST INT

[16]

Suleman M., 2007, ACMP BALANCING HARDW

[17] Accelerating Critical Section Execution with Asymmetric Multi-Core Architectures [J].

Suleman, M. Aater ;

Mutlu, Onur ;

Qureshi, Moinuddin K. ;

Patt, Yale N. .

ACM SIGPLAN NOTICES, 2009, 44 (03) :253-264

[18]

Trancoso P., 1996, Proceedings of the 1996 International Conference on Parallel Processing. Vol.3 Software, P79, DOI 10.1109/ICPP.1996.538562

← 1 2 →