Universal ternary logic circuit design through carbon nanotube technology

被引:21
作者
Keshavarzian, Peiman [1 ]
Navi, Keivan [1 ]
机构
[1] Shahid Beheshti Univ, Nanoelect & Quantum Comp Lab, Dept Elect & Comp Engn, Tehran, Iran
关键词
CNTFET; MVL; universal ternary design; Galois field; carbon nanotube; literal set; FIELD-EFFECT TRANSISTORS;
D O I
10.1504/IJNT.2009.027557
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Multiple-valued logic circuits can reduce the number of operations necessary to implement a particular mathematical function and further have an advantage in terms of reduced area. Implementable CNTFET circuits have operational characteristics to approach the advantage of using MVL. Conventional nanotube diameters and using CNTFET characteristics has attracted considerable attention in the ternary logic family designs. In order to describe all ternary functions, we have achieved a new CNTFET circuit design in the universal form. In this design we have neither exclusive design problems nor mathematical equations to achieve the appropriate combination of the basic operations in the MVL fields.
引用
收藏
页码:942 / 953
页数:12
相关论文
共 50 条
[31]   Differential Cascode Voltage Switch (DCVS) Strategies by CNTFET Technology for Standard Ternary Logic [J].
Mirzaee, Reza Faghih ;
Nikoubin, Tooraj ;
Navi, Keivan ;
Hashemipour, Omid .
MICROELECTRONICS JOURNAL, 2013, 44 (12) :1238-1250
[32]   Ternary Functions Design Using Memristive Threshold Logic [J].
Soliman, Nancy ;
Fouda, Mohammed E. ;
Alharbi, Abdullah G. ;
Said, Lobna A. ;
Madian, Ahmed H. ;
Radwan, Ahmed G. .
IEEE ACCESS, 2019, 7 :48371-48381
[33]   Design of Ternary Logic Circuits Using GNRFET and RRAM [J].
Basha, Shaik Javid ;
Venkatramana, P. .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (12) :7335-7356
[34]   Design of Ternary Logic and Arithmetic Circuits Using GNRFET [J].
Sandhie, Zarin Tasnim ;
Ahmed, Farid Uddin ;
Chowdhury, Masud H. .
IEEE OPEN JOURNAL OF NANOTECHNOLOGY, 2020, 1 :77-87
[35]   Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic [J].
Kim, Sunmean ;
Lee, Sung-Yun ;
Park, Sunghye ;
Kang, Seokhyeong .
2019 IEEE 49TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2019, :37-42
[36]   Design of ternary logic gates and circuits using GNRFETs [J].
Madhuri, Badugu Divya ;
Sunithamani, Subramani .
IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (07) :972-979
[37]   Implementation of Taguchi Method in Improving the Logic Gates Performance based on Carbon Nanotube Field Effect Transistor Technology [J].
Hadi, M. F. Abdul ;
Hussin, H. ;
Muhamad, M. ;
Abd Wahab, Y. .
INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2023, 16 :323-332
[38]   Comparative Analysis of Carbon Nanotube Field Effect Transistor and Nanowire Transistor for Low Power Circuit Design [J].
Singh, Amandeep ;
Khosla, Mamta ;
Raj, Balwinder .
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2016, 11 (03) :388-393
[39]   Design of Ambipolar CNTFET based Universal Logic Gates [J].
Nizamuddin, M. ;
Shakir, Hasan ;
Gupta, Prachi .
2019 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, CONTROL AND AUTOMATION (ICPECA-2019), 2019, :184-188
[40]   Design of Multi-Valued Ternary Logic Gates Based on Emerging sub-32nm Technology [J].
Sankar, P. A. Gowri .
2017 THIRD INTERNATIONAL CONFERENCE ON SCIENCE TECHNOLOGY ENGINEERING & MANAGEMENT (ICONSTEM), 2017, :1023-1031