共 50 条
[32]
Ternary Functions Design Using Memristive Threshold Logic
[J].
IEEE ACCESS,
2019, 7
:48371-48381
[34]
Design of Ternary Logic and Arithmetic Circuits Using GNRFET
[J].
IEEE OPEN JOURNAL OF NANOTECHNOLOGY,
2020, 1
:77-87
[35]
Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic
[J].
2019 IEEE 49TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL),
2019,
:37-42
[37]
Implementation of Taguchi Method in Improving the Logic Gates Performance based on Carbon Nanotube Field Effect Transistor Technology
[J].
INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS,
2023, 16
:323-332
[39]
Design of Ambipolar CNTFET based Universal Logic Gates
[J].
2019 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, CONTROL AND AUTOMATION (ICPECA-2019),
2019,
:184-188
[40]
Design of Multi-Valued Ternary Logic Gates Based on Emerging sub-32nm Technology
[J].
2017 THIRD INTERNATIONAL CONFERENCE ON SCIENCE TECHNOLOGY ENGINEERING & MANAGEMENT (ICONSTEM),
2017,
:1023-1031