Universal ternary logic circuit design through carbon nanotube technology

被引:21
作者
Keshavarzian, Peiman [1 ]
Navi, Keivan [1 ]
机构
[1] Shahid Beheshti Univ, Nanoelect & Quantum Comp Lab, Dept Elect & Comp Engn, Tehran, Iran
关键词
CNTFET; MVL; universal ternary design; Galois field; carbon nanotube; literal set; FIELD-EFFECT TRANSISTORS;
D O I
10.1504/IJNT.2009.027557
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Multiple-valued logic circuits can reduce the number of operations necessary to implement a particular mathematical function and further have an advantage in terms of reduced area. Implementable CNTFET circuits have operational characteristics to approach the advantage of using MVL. Conventional nanotube diameters and using CNTFET characteristics has attracted considerable attention in the ternary logic family designs. In order to describe all ternary functions, we have achieved a new CNTFET circuit design in the universal form. In this design we have neither exclusive design problems nor mathematical equations to achieve the appropriate combination of the basic operations in the MVL fields.
引用
收藏
页码:942 / 953
页数:12
相关论文
共 50 条
[1]   Efficient Ternary Galois Field Circuit Design Through Carbon Nanotube Technology [J].
Keshavarzian, Peiman ;
Navi, Keivan ;
Rafsanjani, Marjan Kuchaki .
2008 3RD INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES: FROM THEORY TO APPLICATIONS, VOLS 1-5, 2008, :2501-+
[2]   Efficient Carbon Nanotube Galois Field Circuit Design [J].
Keshavarziana, Peiman ;
Navi, Keivan .
IEICE ELECTRONICS EXPRESS, 2009, 6 (09) :546-552
[3]   Optimum Quaternary Galois Field circuit design through carbon nano tube technology [J].
Keshavarzian, Peiman ;
Navi, Keivan .
ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, :214-+
[4]   Design and Application of Memristive Balanced Ternary Univariate Logic Circuit [J].
Wang, Xiaoyuan ;
Zhang, Xinrui ;
Dong, Chuantao ;
Nath, Shimul Kanti ;
Iu, Herbert Ho-Ching .
MICROMACHINES, 2023, 14 (10)
[5]   Design of a Ternary Logic Processor Using CNTFET Technology [J].
Gadgil, Sharvani ;
Sandesh, Goli Naga ;
Vudadha, Chetan .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, 43 (09) :5809-5833
[6]   Carbon nanotube integrated circuit technology: purification, assembly and integration [J].
Cui, Jianlei ;
Wei, Fengqi ;
Mei, Xuesong .
INTERNATIONAL JOURNAL OF EXTREME MANUFACTURING, 2024, 6 (03)
[8]   Projected Tolerances of Carbon Nanotube Current-Mode Logic to Process Variability [J].
Cheralathan, Muthupandian ;
Claus, Martin ;
Blawid, Stefan .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (06) :704-708
[9]   Carbon nanotube technology [J].
Iijima, Sumio ;
Yudasaka, Masako ;
Nihey, Fumiyuki .
NEC TECHNICAL JOURNAL, 2007, 2 (01) :52-56
[10]   Carbon nanotube materials for future integrated circuit applications [J].
Ze, Yumeng ;
Liu, Yifan ;
Wang, Bo ;
Yin, Huimin ;
Jin, Chuanhong ;
Zhang, Zhiyong .
MATERIALS TODAY, 2024, 79 :97-111