A 60-GHz Phase-Locked Loop with Inductor-Less Wide Operation Range Prescaler in 90-nm CMOS

被引:4
|
作者
Hoshino, Hiroaki [1 ]
Tachibana, Ryoichi [1 ]
Mitomo, Toshiya [1 ]
Ono, Naoko [1 ]
Yoshihara, Yoshiaki [2 ]
Fujimoto, Ryuichi [2 ]
机构
[1] Toshiba Co Ltd, Ctr Corp Res & Dev, Kawasaki, Kanagawa 2128582, Japan
[2] Toshiba Co Ltd, Semicond Co, Kawasaki, Kanagawa 2128520, Japan
来源
IEICE TRANSACTIONS ON ELECTRONICS | 2009年 / E92C卷 / 06期
关键词
PLL; synthesizer; VCO; ILFD; phase noise;
D O I
10.1587/transele.E92.C.785
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 60-GHz phase-locked loop (PLL) with an inductor-less prescaler is fabricated in a 90-nm CMOS process. The inductor-less prescaler has a smaller chip area than previously reported ones. The PLL operates from 61 to 63 GHz and consumes 78 mW from a 1.2 V supply. The phase noise at 100 kHz and 1 MHz offset from carrier are -72 and -80 dBc/Hz, respectively. The prescaler occupies 80 x 40 mu m(2). The active area of the PLL is 0.31 mm(2).
引用
收藏
页码:785 / 791
页数:7
相关论文
共 22 条
  • [1] A 5 GHz 90-nm CMOS all digital phase-locked loop
    Lu, Ping
    Sjoland, Henrik
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (01) : 49 - 59
  • [2] 77 GHz phase-locked loop for automobile radar system in 90-nm CMOS technology
    Lin, Yo-Sheng
    Lan, Kai-Siang
    Wang, Chien-Chin
    Lin, Hsin-Chen
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2018, 60 (03) : 546 - 555
  • [3] A Wideband 90-nm CMOS Phase-locked Loop with Current Mismatch Calibration for Spur Reduction
    Yu, Yueh-Hua
    Chen, Jau-Horng
    Chen, Yi-Jan Emery
    2018 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC), 2018, : 1504 - 1506
  • [4] A LOW-POWER 802.11 AD COMPATIBLE 60-GHZ PHASE-LOCKED LOOP IN 65-NM CMOS
    Cheema, Hammad M.
    Arsalan, Muhammad
    Salama, Khaled N.
    Shamim, Atif
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2015, 57 (03) : 660 - 667
  • [5] A 140GHz Phase-Locked Loop with 14.3% locking range in 65-nm CMOS
    Zhang, Lei
    Lin, Lin
    Zhu, Xinxin
    Wang, Yan
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [6] A HIGH-EFFICIENCY 60-GHz INDIRECT LOCAL OSCILLATOR IN 90-nm CMOS
    Byeon, Chul Woo
    Park, Chul Soon
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2016, 58 (09) : 2091 - 2093
  • [7] A 90-nm CMOS Frequency Synthesizer With a Tripler for 60-GHz Wireless Communication Systems
    Chen, Po-Tsang
    Yang, Ching-Yuan
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 479 - 483
  • [8] A 56-to-66 GHz Quadrature Phase-Locked Loop With a Wide Locking Range Divider Chain in 65nm CMOS
    Zhou, Bin
    Zhang, Lei
    Wang, Yan
    Yu, Zhiping
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 455 - 458
  • [9] A 24-GHz Fully Integrated Phase-Locked Loop for 60-GHz Beamforming
    Zhou, Chunyuan
    Zhang, Lei
    Yang, Dongxu
    Wang, Yan
    Yu, Zhiping
    Qian, He
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1415 - 1418
  • [10] Optimized Charge Pump and Nonlinear Phase Frequency Detector for a Ka-Band Phase-Locked Loop in 90-nm CMOS Process
    Tang, Lu
    Wang, Zhigong
    Fan, Tiantian
    Liu, Faen
    Zhang, Changchun
    IEICE TRANSACTIONS ON ELECTRONICS, 2019, E102C (11): : 825 - 832