共 50 条
- [1] Integrating formal specification and software verification and validation TEACHING FORMAL METHODS, PROCEEDINGS, 2004, 3294 : 124 - 139
- [2] A formal requirements engineering method for specification, synthesis, and verification 8TH CONFERENCE ON SOFTWARE ENGINEERING ENVIRONMENTS - PROCEEDINGS, 1997, : 131 - 144
- [3] A Formal Methods Approach to Security Requirements Specification and Verification 2019 24TH INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS 2019), 2019, : 236 - 241
- [4] Requirements Structure for System Requirements Formal Modelling, Verification and Validation IFAC PAPERSONLINE, 2024, 58 (19): : 289 - 294
- [5] Formal object oriented requirements: simulation, validation and verification ESM'99 - MODELLING AND SIMULATION: A TOOL FOR THE NEXT MILLENNIUM, VOL II, 1999, : 103 - 107
- [6] Reuse of formal verification efforts of incomplete models at the requirements specification stage COMPONENT-BASED SOFTWARE QUALITY: METHODS AND TECHNIQUES, 2003, 2693 : 326 - 351
- [7] Reuse of formal verification efforts of incomplete models at the requirements specification stage Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2003, 2693 : 326 - 351
- [8] Evaluation framework of requirements engineering tools for verification and validation ADVANCED CONCEPTUAL MODELING TECHNIQUES, 2003, 2784 : 251 - 263
- [9] Formal specification and verification of VHDL FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 310 - 326
- [10] Formal Specification and Verification of CRDTs FORMAL TECHNIQUES FOR DISTRIBUTED OBJECTS, COMPONENTS, AND SYSTEMS, 2014, 8461 : 33 - 48