A Direct-Sampling Pulsed Time-of-Flight Radar With Frequency-Defined Vernier Digital-to-Time Converter in 65 nm CMOS

被引:22
作者
Kao, Yu-Hsien [1 ]
Chu, Ta-Shun [1 ]
机构
[1] Natl Tsing Hua Univ, Hsinchu, Taiwan
关键词
Digital-to-time converter; direct-sampling receiver; impulse radar; time-of-flight; vernier; TRACK;
D O I
10.1109/JSSC.2015.2472599
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a direct-sampling pulsed radar with a high-resolution digital-to-time converter (DTC) for estimating the time of flight (TOF), which is to identify the distance between a target and radar. The implemented direct-sampling radar can reconstruct the scanning waveforms in digital domain. The link budget of the radar transceivers is analyzed for the overall scanning range. The scanning range of the radar is dependent on the TOF between radar transmitter and receiver. The range resolution of the pulsed TOF radar is determined by DTC. With the help of exquisite DTC, a high resolution radar can be achieved. The vernier concept has been adopted to achieve an accurate timing resolution design in the DTC. The vernier time steps are defined by the oscillating frequency of the phase-locked loops (PLL), and therefore the DTC with a high resolution in the order of picosecond and with high immunity to PVT variation was developed and demonstrated. The proposed radar was fabricated using 65 nm CMOS technology and occupies a chip area of 2 mm(2), consumes 88.4 mW of DC power. The receiver has a 10 GHz instantaneous front-end bandwidth for capturing all scattering reflected waveforms and a 666 GS/s equivalent sampling rate for recording all received signals for subsequent digital signal processing (DSP) analysis.
引用
收藏
页码:2665 / 2677
页数:13
相关论文
共 24 条
[1]  
[Anonymous], 2007, IEEE INT SOLID STATE
[2]  
[Anonymous], IEEE ISSCC
[3]  
Chang S, 2011, IEEE I C ULTRA-WIDEB, P355, DOI 10.1109/ICUWB.2011.6058863
[4]  
Federal Communications Commission, 2002, FCC 0248
[5]  
Geng SL, 2014, ISSCC DIG TECH PAP I, V57, P160
[6]   A 2-mm2 0.1-5 GHz Software-Defined Radio Receiver in 45-nm Digital CMOS [J].
Giannini, Vito ;
Nuzzo, Pierluigi ;
Soens, Charlotte ;
Vengattaramane, Kameswaran ;
Ryckaert, Julien ;
Goffioul, Michael ;
Debaillie, Bjorn ;
Borremans, Jonathan ;
Van Driessche, Joris ;
Craninckx, Jan ;
Ingels, Mark .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3486-3498
[7]  
Kao YH, 2014, ISSCC DIG TECH PAP I, V57, P474, DOI 10.1109/ISSCC.2014.6757519
[8]  
Kundert K., 2006, SIMULATING SWITCHED
[9]  
Lai CM, 2013, ISSCC DIG TECH PAP I, V56, P242, DOI 10.1109/ISSCC.2013.6487718
[10]   A UWB Impulse-Radio Timed-Array Radar With Time-Shifted Direct-Sampling Architecture in 0.18-μm CMOS [J].
Lai, Chang-Ming ;
Tan, Kai-Wen ;
Chen, Yen-Ju ;
Chu, Ta-Shun .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (07) :2074-2087