共 14 条
[1]
APPELS JA, 1970, PHILIPS RES REP, V25, P118
[2]
SHALLOW TRENCH ISOLATION FOR ULTRA-LARGE-SCALE INTEGRATED DEVICES
[J].
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B,
1994, 12 (01)
:54-58
[4]
BURENKOV A, 1999, P 29 EUR SOL STAT DE, P684
[5]
A shallow trench isolation using LOCOS edge for preventing corner effects for 0.25/0.18 mu m CMOS technologies and beyond
[J].
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996,
1996,
:829-832
[6]
Davari B., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P92, DOI 10.1109/IEDM.1988.32759
[7]
Davarik B., 1989, International Electron Devices Meeting 1989. Technical Digest (Cat. No.89CH2637-7), P61, DOI 10.1109/IEDM.1989.74228
[8]
ELBEL N, 1998, S VLSI TECHN, P208
[9]
Fischer E, 1995, VMIC C JUN, P247
[10]
FUSE G, 1987, IEDM, P732