New findings NBTI in partially depleted SOI transistors with ultra-thin gate dielectrics

被引:5
作者
Zhang, J [1 ]
Marathe, A [1 ]
Taylor, K [1 ]
Zhao, E [1 ]
En, B [1 ]
机构
[1] AMD, Technol Dev Grp, Sunnyvale, CA 94088 USA
来源
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS | 2004年
关键词
D O I
10.1109/RELPHY.2004.1315452
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:687 / 688
页数:2
相关论文
共 14 条
[11]  
Mitani Y, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P509, DOI 10.1109/IEDM.2002.1175891
[12]   INTERFACE-TRAP GENERATION AT ULTRATHIN SIO2 (4-6NM)-SI INTERFACES DURING NEGATIVE-BIAS TEMPERATURE AGING [J].
OGAWA, S ;
SHIMAYA, M ;
SHIONO, N .
JOURNAL OF APPLIED PHYSICS, 1995, 77 (03) :1137-1148
[13]   Bias temperature instability in scaled p+ polysilicon gate p-MOSFET's [J].
Yamamoto, T ;
Uwasawa, K ;
Mogami, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (05) :921-926
[14]  
2003, AMD INTERNAL REPORT