Modelling the impact of refinishing processes on COTS components for use in aerospace applications

被引:3
作者
Stoyanov, S. [1 ]
Bailey, C. [1 ]
机构
[1] Univ Greenwich, Dept Math Sci, Computat Mech & Reliabil Grp, London SE10 9LS, England
关键词
Commercial off-the shelf components; Modelling; Refinishing; Reliability; METHODOLOGY;
D O I
10.1016/j.microrel.2015.07.030
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Commercial off the shelf components (COTS) are being adopted by electronic equipment manufacturers for use in aerospace applications. To ensure that these components meet the quality and reliability standards, refinishing processes, such as hot solder dip and laser deballing/reballing, are used to replace component lead-free solder terminations with tin-lead solder. These processes provide a risk mitigation strategy against tin whiskers induced short circuit failures. Being an additional step to the subsequent PCB assembly process it is important that this additional process does not impose significant thermo-mechanical stress which can impact subsequent reliability. As part of a major study in collaboration with industry partners, process models have been developed to predict the thermo-mechanical behaviour of components when subjected to the refinishing process. This paper details the techniques used to provide model input data (e.g., process parameters and package geometric/materials data) as well as the development and application of these modelling techniques to the refinishing process. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1271 / 1279
页数:9
相关论文
共 22 条
  • [1] [Anonymous], 2005, GEIASTD00052
  • [2] [Anonymous], 2008, ANSIGEIASTD0006
  • [3] Bailey C, 2013, EL PACKAG TECH CONF, P156, DOI 10.1109/EPTC.2013.6745704
  • [4] Brown M. E., 2006, INTRO THERMAL ANAL T
  • [5] Effect of simulation methodology on solder joint crack growth correlation
    Darveaux, R
    [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1048 - 1058
  • [6] Darveaux R., 1995, CHAP 13, P379
  • [7] Failure Mechanisms and Models for Semiconductor Devices, 2006, JEP122C JEDEC
  • [8] Assessment of Solder-Dipping as a Tin Whisker Mitigation Strategy
    Mathew, Sony
    Wang, Weiqiang
    Osterman, Michael
    Pecht, Michael
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (06): : 957 - 963
  • [9] Meschter S., 2008, P ASME INT MECH ENG, P183
  • [10] Tin whiskering risk factors
    Pinsky, D
    Osterman, M
    Ganesan, S
    [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2004, 27 (02): : 427 - 431