A Survey and Analysis on SoC Platform Security in ARM, Intel and RISC-V Architecture

被引:0
|
作者
Nicholas, Geraldine Shirley [1 ]
Gui, Yutian [1 ]
Saqib, Fareena [1 ]
机构
[1] Univ N Carolina, Dept Elect & Comp Engn, Charlotte, NC 28223 USA
关键词
RISC-V; ARM TrustZone; Intel SGX; Trusted Execution Environment (TEE); BOOT;
D O I
10.1109/mwscas48704.2020.9184573
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Modern heterogeneous computing including IoT devices and Networks deliver optimized and enhanced performance along with high speed but rely on an increased number of components to achieve the desired results. The design productivity for hardware accelerators with machine learning platforms for various application has significant progress on system-on-chip architectures. Most of these technologies provide the desired performance, however, there is always a tradeoff between security and performance. The major role in developing frameworks for hardware security attacks depends on the IP and system architecture. RISC-V provides a platform for custom implementation of security extensions when compared to other traditional architectures. This paper provides a brief survey of different hardware/ software security attacks and summarizes a comparison of security features in RISC-V and other traditional architectures along with security extensions that can be achieved by RISC-V.
引用
收藏
页码:718 / 721
页数:4
相关论文
共 50 条
  • [31] A System-Level Platform with SoC-FPGA for RISC-V Hardware-Software Integration
    Qi L.
    Chang Y.
    Chen Y.
    Zhang X.
    Chen M.
    Bao Y.
    Zhang K.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (06): : 1204 - 1215
  • [32] A Generated Multirate Signal Analysis RISC-V SoC in 16nm FinFET
    Bailey, Stevo
    Han, Jaeduk
    Rigge, Paul
    Lin, Richard
    Chang, Eric
    Mao, Howard
    Wang, Zhongkai
    Markley, Chick
    Izraelevitz, Adam
    Wang, Angie
    Narevsky, Nathan
    Bae, Woorham
    Shauck, Steve
    Montano, Sergio
    Norsworthy, Justin
    Razzaque, Munir
    Ma, Wen Hau
    Lentiro, Akalu
    Doerflein, Matthew
    Heckendorn, Darin
    McGrath, Jim
    DeSeta, Franco
    Shoham, Ronen
    Stellfox, Mike
    Snowden, Mark
    Cole, Joseph
    Fuhrman, Dan
    Richards, Brian
    Bachrach, Jonathan
    Alon, Elad
    Nikolic, Borivoje
    2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 285 - 288
  • [33] Development of a NOEL-V RISC-V SoC Targeting Space Applications
    Andersson, Jan
    50TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS WORKSHOPS (DSN-W 2020), 2020, : 66 - 67
  • [34] CARE: Lightweight Attack Resilient Secure Boot Architecture with Onboard Recovery for RISC-V based SOC
    Dave, Avani
    Banerjee, Nilanjan
    Patel, Chintan
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 516 - 521
  • [35] Security, Reliability and Test Aspects of the RISC-V Ecosystem
    Abella, Jaume
    Alcaide, Sergi
    Anders, Jens
    Bas, Francisco
    Becker, Steffen
    De Mulder, Elke
    Elhamawy, Nourhan
    Gurkaynak, Frank K.
    Handschuh, Helena
    Hernandez, Carles
    Hutter, Mike
    Kosmidis, Leonidas
    Polian, Ilia
    Sauer, Matthias
    Wagner, Stefan
    Regazzoni, Francesco
    2021 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2021), 2021,
  • [36] Formal Verification of Security Properties on RISC-V Processors
    Chuah, Czea Sie
    Appold, Christian
    Leinmueller, Tim
    Proceedings - 2023 21st ACM/IEEE International Symposium on Formal Methods and Models for System Design, MEMOCODE 2023, 2023, : 159 - 168
  • [37] TeleVM: A Lightweight Virtual Machine for RISC-V Architecture
    Li, Tianzheng
    Cui, Enfang
    Wu, Yuting
    Wei, Qian
    Gao, Yue
    IEEE COMPUTER ARCHITECTURE LETTERS, 2024, 23 (01) : 121 - 124
  • [38] Formal Verification of Security Properties on RISC-V Processors
    Chuah, Czea Sie
    Appold, Christian
    Leinmueller, Tim
    2023 21ST ACM-IEEE INTERNATIONAL SYMPOSIUM ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, MEMOCODE, 2023, : 159 - 168
  • [39] An Efficient Resource Shared RISC-V Multicore Architecture
    Islam, Md Ashraful
    Kise, Kenji
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2022, E105D (09) : 1506 - 1515
  • [40] Digital Design and RISC-V Computer Architecture Textbook
    Harris, Sarah L.
    Harris, David
    2021 ACM/IEEE WORKSHOP ON COMPUTER ARCHITECTURE EDUCATION (WCAE), 2021,