A Survey and Analysis on SoC Platform Security in ARM, Intel and RISC-V Architecture

被引:0
|
作者
Nicholas, Geraldine Shirley [1 ]
Gui, Yutian [1 ]
Saqib, Fareena [1 ]
机构
[1] Univ N Carolina, Dept Elect & Comp Engn, Charlotte, NC 28223 USA
关键词
RISC-V; ARM TrustZone; Intel SGX; Trusted Execution Environment (TEE); BOOT;
D O I
10.1109/mwscas48704.2020.9184573
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Modern heterogeneous computing including IoT devices and Networks deliver optimized and enhanced performance along with high speed but rely on an increased number of components to achieve the desired results. The design productivity for hardware accelerators with machine learning platforms for various application has significant progress on system-on-chip architectures. Most of these technologies provide the desired performance, however, there is always a tradeoff between security and performance. The major role in developing frameworks for hardware security attacks depends on the IP and system architecture. RISC-V provides a platform for custom implementation of security extensions when compared to other traditional architectures. This paper provides a brief survey of different hardware/ software security attacks and summarizes a comparison of security features in RISC-V and other traditional architectures along with security extensions that can be achieved by RISC-V.
引用
收藏
页码:718 / 721
页数:4
相关论文
共 50 条
  • [1] A Hardware Security Evaluation Platform on RISC-V SoC
    Cheng, Xiaolong
    Cui, Aijiao
    Jin, Yier
    8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024, 2024,
  • [2] Survey on RISC-V System Architecture Research
    Liu C.
    Wu Y.-J.
    Wu J.-Z.
    Zhao C.
    Ruan Jian Xue Bao/Journal of Software, 2021, 32 (12): : 3992 - 4024
  • [3] Intelligent Security Monitoring System Based on RISC-V SoC
    Wu, Wenjuan
    Su, Dongchu
    Yuan, Bo
    Li, Yong
    ELECTRONICS, 2021, 10 (11)
  • [4] RISC-V based SoC Platform for Neural Network Acceleration
    Rodriguez, Nicolas
    Gigena Ivanovich, Diego
    Villemur, Martin
    Julian, Pedro
    2024 ARGENTINE CONFERENCE ON ELECTRONICS, CAE, 2024, : 142 - 147
  • [5] A Survey of the RISC-V Architecture Software Support
    Mezger, Benjamin W.
    Santos, Douglas A.
    Dilillo, Luigi
    Zeferino, Cesar A.
    Melo, Douglas R.
    IEEE ACCESS, 2022, 10 : 51394 - 51411
  • [6] A Security Architecture for RISC-V based IoT Devices
    Auer, Lukas
    Skubich, Christian
    Hiller, Matthias
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1154 - 1159
  • [7] RISC-V Instruction Set Architecture Extensions: A Survey
    Cui, Enfang
    Li, Tianzheng
    Wei, Qian
    IEEE ACCESS, 2023, 11 : 24696 - 24711
  • [8] Thermal Performance Analysis of Mempool RISC-V Multicore SoC
    Venkateswarlu, Sankatali
    Mishra, Subrat
    Oprins, Herman
    Vermeersch, Bjorn
    Brunion, Moritz
    Han, Jun-Han
    Stan, Mircea R.
    Weckx, Pieter
    Catthoor, Francky
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (11) : 1668 - 1676
  • [9] A UVM Verification Platform for RISC-V SoC from Module to System Level
    Wang, Jiayi
    Tan, Nianxiong
    Zhou, Yangfan
    Li, Ting
    Xia, Junhu
    2020 THE 5TH IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2020), 2020, : 242 - 246
  • [10] Lock-V: A heterogeneous fault tolerance architecture based on Arm and RISC-V*
    Marques, Ivo
    Rodrigues, Cristiano
    Tavares, Adriano
    Pinto, Sandro
    Gomes, Tiago
    MICROELECTRONICS RELIABILITY, 2021, 120