ESD protection of RF circuits in standard CMOS process

被引:0
|
作者
Higashi, K [1 ]
Adan, AO [1 ]
Fukumi, M [1 ]
Tanba, N [1 ]
Yoshimasu, T [1 ]
Hayashi, M [1 ]
机构
[1] Sharp Co Ltd, IC Dev Grp, Design Technol Dev Ctr, Tenri, Nara 6328567, Japan
关键词
D O I
10.1109/MWSYM.2002.1011551
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The tradeoffs in the ESD protection device for RFCMOS circuits are described, and the characteristics of an SCR-based ESD structure are presented. The parasitic capacitance of the ESD structure is reduced to similar to150fF. 3kV HBM and 750V CDM are achieved in a LNA working at 2.5GHz with NF<4dB, applicable for Bluetooth wireless transceiver.
引用
收藏
页码:31 / 34
页数:4
相关论文
共 50 条
  • [21] GaN-based power LEDs with CMOS ESD protection circuits
    Horng, J. J.
    Su, Y. K.
    Chang, S. J.
    Chen, W. S.
    Shei, S. C.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (02) : 340 - 346
  • [22] Structure Optimization of ESD Diodes for Input Protection of CMOS RF ICs
    Choi, Jin-Young
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (03) : 401 - 410
  • [23] Circuit and process design considerations for ESD protection in advanced CMOS process
    Anderson, Warren R.
    Microelectronics Reliability, 1997, 37 (07): : 1087 - 1103
  • [24] Design of ESD Protection Cell for Dual-Band RF Applications in a 65-nm CMOS Process
    Chu, Li-Wei
    Lin, Chun-Yu
    Tsai, Shiang-Yu
    Ker, Ming-Dou
    Song, Ming-Hsiang
    Jou, Chewn-Pu
    Lu, Tse-Hua
    Tseng, Jen-Chou
    Tsai, Ming-Hsien
    Hsu, Tsun-Lai
    Hung, Ping-Fang
    Chang, Tzu-Heng
    Wei, Yu-Lin
    2012 34TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2012,
  • [25] On-Chip HBM and HMM ESD Protection Design for RF Applications in 40-nm CMOS Process
    Chen, Jie-Ting
    Lin, Chun-Yu
    Chang, Rong-Kun
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (12) : 5267 - 5274
  • [26] ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process
    Lin, Chun-Yu
    Chu, Li-Wei
    Ker, Ming-Dou
    Song, Ming-Hsiang
    Jou, Chewn-Pu
    Lu, Tse-Hua
    Tseng, Jen-Chou
    Tsai, Ming-Hsien
    Hsu, Tsun-Lai
    Hung, Ping-Fang
    Chang, Tzu-Heng
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [27] A NEW ESD PROTECTION CONCEPT FOR VLSI CMOS CIRCUITS AVOIDING CIRCUIT STRESS
    GUGGENMOS, X
    HOLZNER, R
    JOURNAL OF ELECTROSTATICS, 1992, 29 (01) : 21 - 39
  • [28] ESD protection design for broadband RF circuits with decreasing-size distributed protection scheme
    Ker, MD
    Kuo, BJ
    2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 383 - 386
  • [29] Design of ESD Protection for RF CMOS Power Amplifier with Inductor in Matching Network
    Tsai, Shiang-Yu
    Lin, Chun-Yu
    Chu, Li-Wei
    Ker, Ming-Dou
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 467 - 470
  • [30] Impedance-Isolation Technique for ESD Protection Design in RF Integrated Circuits
    Ker, Ming-Dou
    Hsiao, Yuan-Wen
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (03): : 341 - 351