共 50 条
- [23] Circuit and process design considerations for ESD protection in advanced CMOS process Microelectronics Reliability, 1997, 37 (07): : 1087 - 1103
- [24] Design of ESD Protection Cell for Dual-Band RF Applications in a 65-nm CMOS Process 2012 34TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2012,
- [26] ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process 2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
- [28] ESD protection design for broadband RF circuits with decreasing-size distributed protection scheme 2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 383 - 386
- [29] Design of ESD Protection for RF CMOS Power Amplifier with Inductor in Matching Network 2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 467 - 470
- [30] Impedance-Isolation Technique for ESD Protection Design in RF Integrated Circuits IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (03): : 341 - 351