Toward A Multicore Architecture for Real-time Ray-tracing

被引:28
作者
Govindaraju, Venkatraman [1 ]
Djeu, Peter [2 ]
Sankaralingam, Karthikeyan [1 ]
Vernon, Mary [1 ]
Mark, William R. [2 ]
机构
[1] Univ Wisconsin Madison, Dept Comp Sci, Vert Res Grp, Madison, WI 53706 USA
[2] Univ Texas Austin, Dept Comp Sci, Austin, TX USA
来源
2008 PROCEEDINGS OF THE 41ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE: MICRO-41 | 2008年
基金
美国国家科学基金会;
关键词
PERFORMANCE; EFFICIENCY; POWER;
D O I
10.1109/MICRO.2008.4771789
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Significant improvement to visual quality for real-time 3D graphics requires modeling of complex illumination effects diffuse lighting interactions. like soft-shadows, reflections, and The conventional Z-buffer algorithm driven GPU model does not provide sufficient support for this improvement. This paper targets the entire graphics system stack and demonstrates algorithms, a software architecture, and a hardware architecture for real-time rendering with a paradigm shift to ray-tracing. The three unique features of our system called Copernicus are support for dynamic scenes, high image quality, and execution on programmable multicore architectures. The focus of this paper is the synergy and interaction between applications, architecture, and evaluation. First, we describe the ray-tracing algorithms which are, designed to use redundancy and partitioning to achieve locality. Second, we describe the architecture which uses ISA specialization, multi-threading to hide memory delays and supports only local coherence. Finally, we develop an analytical performance model for our 128-core system, using measurements from simulation and a scaled-down prototype system. More generally, this paper addresses an important issue of mechanisms and evaluation for challenging workloads for future processors. Our results show that a single 8-core tile (each core 4-way multithreaded) can be almost 100% utilized and sustain 10 million rays/second. Sixteen such tiles, which can fit on a 240mm(2) chip in 22nm technology, make up the system and with our anticipated improvements in algorithms, can sustain real-time rendering. The mechanisms and the architecture can potentially support other domains like irregular scientific computations and physics computations.
引用
收藏
页码:176 / +
页数:3
相关论文
共 42 条
[1]  
Benthin C, 2006, RT 06: IEEE SYMPOSIUM ON INTERACTIVE RAY TRACING 2006, PROCEEDINGS, P15
[2]  
Bigler J, 2006, RT 06: IEEE SYMPOSIUM ON INTERACTIVE RAY TRACING 2006, PROCEEDINGS, P187
[3]   New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors [J].
Brooks, D ;
Bose, P ;
Srinivasan, V ;
Gschwind, MK ;
Emma, PG ;
Rosenfield, MG .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2003, 47 (5-6) :653-670
[4]  
CLARK N, HPCA 07, P216
[5]  
DJEU P, ACM T GRAPH IN PRESS
[6]   Statistical simulation: Adding efficiency to the computer designer's toolbox [J].
Eeckhout, L ;
Nussbaum, S ;
Smith, JE ;
De Bosschere, K .
IEEE MICRO, 2003, 23 (05) :26-38
[7]  
GRAHAM SL, SIGPLAN 82, P120
[8]  
HARTSTEIN A, ISCA 02, P7
[9]  
HORN DR, 13 D 07, P167
[10]  
HUGHES CJ, ISCA 07, P220