Flexible hardware-friendly digital architecture for 2-D separable-convolution-based scaling

被引:6
|
作者
Cardells-Tormo, Francisco [1 ]
Arnabat-Benedicto, Jordi
机构
[1] Hewlett Packard Corp, Digital ASIC Grp, R&D Large Format Technol Lab, Barcelona 08174, Spain
[2] Hewlett Packard Corp, Color & Imaging Grp, R&D Large Format Technol Lab, Barcelona 08174, Spain
关键词
anti-aliasing filter; cascaded integrator-comb filters; convolution; image scaling; interpolation;
D O I
10.1109/TCSII.2006.875343
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
There is not a single scaling technique that suits all kind of images. Final image quality (IQ) depends not only on the scale factor but also on the type of image (photo, CAD, Text... the user is willing to print or display. Formally, any convolution-based scaling operation can be decomposed in three steps: an antialiasing filter, image reconstruction by continuous convolution and resampling to the final grid. Based on this formal framework, we propose a flexible hardware-friendly architecture to perform two-dimensional upscaling and downscaling at low hardware cost. In particular, we propose a discrete convolution engine operating a memory that stores a programmable 2-D-separable interpolation kernel. We also state a technique for optimizing the memory size given the kernel and the scale factor. Finally, we describe a novel flexible filter that overcomes aliasing artifacts regardless of image frequency content. The flexibility provided by the combination of the aforementioned elements allows the user to adjust the interpolation kernel and parameters to each specific type of image for IQ improvement.
引用
收藏
页码:522 / 526
页数:5
相关论文
共 5 条
  • [1] Hardware Acceleration of a Generalized Fast 2-D Convolution Method for Deep Neural Networks
    Ansari, Anaam
    Ogunfunmi, Tokunbo
    IEEE ACCESS, 2022, 10 : 16843 - 16858
  • [2] Error based Sharpening for Efficient 2-D Up-scaling Performance
    Acharya, Aditya
    Meher, Sukadev
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [3] Recurrently Decomposable 2-D Convolvers for FPGA-Based Digital Image Processing
    Ma, Zhao-Bin
    Yang, Yang
    Liu, Yun-Xia
    Bharath, Anil Anthony
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (10) : 979 - 983
  • [4] Toward an Efficient Deep Pipelined Template-Based Architecture for Accelerating the Entire 2-D and 3-D CNNs on FPGA
    Shen, Junzhong
    Huang, You
    Wen, Mei
    Zhang, Chunyuan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (07) : 1442 - 1455
  • [5] Flexible and Efficient Convolutional Acceleration on Unified Hardware Using the Two-Stage Splitting Method and Layer-Adaptive Allocation of 1-D/2-D Winograd Units
    Yang, Chen
    Yang, Yaoyao
    Meng, Yishuo
    Huo, Kaibo
    Xiang, Siwei
    Wang, Jianfei
    Geng, Li
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (03) : 919 - 932