Digital-controlled analog circuits for weighted-sum operations: Architecture, implementation and applications

被引:0
|
作者
Chen, J
Shou, GL
Zhou, CM
机构
[1] YOZAN Inc, Syst Design Ctr, Tokyo 1550031, Japan
[2] YOZAN Inc, Adv IC Design Ctr, Tokyo 1550031, Japan
关键词
weighted-sum operation; parallel analog operational circuit; mixed-signal LSI; FIR filter; matched filter;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Weighted summation (W-SUM) operation of multi-input signals plays an important role in signal processing, image compression and communication systems. Conventional digital LSI implementation for the massive high-speed W-SUM operations usually consumes a lot of power, and the power dissipation linearly increases with the operational frequencies. Analog or digital-analog mixed technology may provide a solution to this problem, but the large scale integration for analog circuits especially for digital-analog mixed circuits faces some difficulties in terms of circuit design, mixed-simulation, physical layout and anti-noises. To practically integrate large scale analog or digital-analog mixed circuits, the simplicity of the analog circuits are usually required. In this paper, we present a solution to realize the parallel W-SUM operations of multi-input analog signals based on our developed digital-controlled analog operational circuits. The major features of the proposed circuits include the simplicity in the circuitry architecture and the advantage in the dissipation power, which make it easy to be designed and to be integrated in large scale. To improve the design efficiency, a Top-Down design approach for mixed LSI implementation is proposed. The proposed W-SUM circuits and the Top-Down design approach have been practically used in the LSI implementation for a series of programmable finite impulse response (FIR) filters and matched filters applied in adaptive signal processing and the mobile communication systems based on the wideband code division multiple access (W-CDMA) technology.
引用
收藏
页码:2505 / 2513
页数:9
相关论文
共 49 条
  • [31] High-Efficiency Digital-Controlled Interleaved Power Converter for High-Power PEM Fuel-Cell Applications
    Cheng, Shih-Jen
    Lo, Yu-Kang
    Chiu, Huang-Jen
    Kuo, Shu-Wei
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (02) : 773 - 780
  • [32] Wideband Photonic and Compressive Sampling Analog-to-Digital Converter: Architecture, Device Requirements and Applications
    Clark, Thomas R., Jr.
    Callahan, Patrick T.
    Dennis, Michael L.
    RF AND MILLIMETER-WAVE PHOTONICS II, 2012, 8259
  • [33] The architecture of delta sigma analog-to-digital converters using a voltage-controlled oscillator as a multibit quantizer
    Iwata, A
    Sakimura, N
    Nagata, M
    Morie, T
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (07): : 941 - 945
  • [34] Architecture of delta sigma analog-to-digital converters using a voltage-controlled oscillator as a multibit quantizer
    Hiroshima Univ, Higashi-Hiroshima, Japan
    IEEE Trans Circuits Syst II Analog Digital Signal Process, 7 (941-945):
  • [35] Practical Issues and Implementation Circuits of the Digital-Analog Hybrid Full Feed-Forward Method with Unipolar and Bipolar Modulations
    Zhang, Xin
    Chung, Henry S. H.
    Ma, ZhiXun
    2018 INTERNATIONAL POWER ELECTRONICS CONFERENCE (IPEC-NIIGATA 2018 -ECCE ASIA), 2018, : 917 - 921
  • [36] Thin-film fully-depleted SOI CMOS technology, devices and circuits for LVLP analog/digital/microwave applications
    Flandre, D
    Vanhoenacker, D
    CAS'98 PROCEEDINGS - 1998 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 21ST EDITION, VOLS 1 AND 2, 1998, : 115 - 124
  • [37] Implementation of a 10.24 GS/s 12-bit Optoelectronics Analog-to-Digital Converter Based on a Polyphase Demultiplexing Architecture
    Villa-Angulo, C.
    Hernandez-Fuentes, I. O.
    Villa-Angulo, R.
    Ahumada-Valdez, S. E.
    Ramos-Irigoyen, R. A.
    Donkor, E.
    JOURNAL OF APPLIED RESEARCH AND TECHNOLOGY, 2013, 11 : 115 - 123
  • [38] FPGA-based digital-controlled power converter designed with universal input meeting 80 plus platinum efficiency code and standby power code for sever power applications
    20143618123863
    (1) Center for Power Electronics Technology, National Taipei University of Technology, Taipei, Taiwan; (2) AcBel Polytech Inc., New Taipei City, Tamsui, Taiwan, 1600, IEEJ (IEEE Computer Society):
  • [39] FPGA-based Digital-controlled Power Converter with Universal Input Meeting 80 Plus Platinum Efficiency Code and Standby Power Code for Sever Power Applications
    Lai, Yen-Shin
    Ho, Kung-Min
    INTERNATIONAL CONFERENCE ON RENEWABLE ENERGY RESEARCH AND APPLICATIONS (ICRERA), 2012,
  • [40] Voltage-controlled oscillator based analog-to-digital converter in 130-nm CMOS for biomedical applications
    Dina M. Ellaithy
    Journal of Electrical Systems and Information Technology, 10 (1)