Decreasing the Off-current for Vertical TFT by Using an Insulating Layer between Source and Drain

被引:3
作者
Zhang, P. [1 ]
Jaques, E. [1 ]
Rogel, R. [1 ]
Bonnaud, O. [1 ]
机构
[1] Univ Rennes 1, UMR 6164, Dept Microelect & Microcapteurs, Inst Elect & Telecommun Rennes, F-35042 Rennes, France
来源
THIN FILM TRANSISTORS 11 (TFT 11) | 2012年 / 50卷 / 08期
关键词
THIN-FILM-TRANSISTOR; POLYCRYSTALLINE SILICON; LOW-PRESSURE; TECHNOLOGY; CRYSTALLIZATION;
D O I
10.1149/05008.0059ecst
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
A novel polysilicon vertical thin film transistor (VTFT) has been fabricated based on a low-temperature (T <= 600 degrees C) process. This new structure eliminates the large overlapping area between source and drain, and thus reduced the off-current and increased the I-on/I-off ratio. The technologically key point lies in the introduction of an insulating layer between source and drain, and the electrical properties of the fabricated VTFTs using different insulating layers are compared. These first results highlight that the SiO2 insulating layer shows great advantages over the Si3N4 insulating layer. The reduced off-current has revealed some potential applications for high density integration and high drive current.
引用
收藏
页码:59 / 64
页数:6
相关论文
共 11 条
[1]   Vertical Channel Thin Film Transistor: Improvement approach similar to multigate monolithic CMOS Technology [J].
Bonnaud, Olivier ;
Zhang, Peng ;
Jacques, Emmanuel ;
Rogel, Regis .
2011 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT), 2011, 37 (01) :29-37
[2]   Vertical n-Channel Poly-Si Thin-Film Transistors With Symmetric S/D Fabricated by Ni-Silicide-Induced Lateral-Crystallization Technology [J].
Kuo, Po-Yi ;
Chao, Tien-Sheng ;
Lai, Jiou-Teng ;
Lei, Tan-Fu .
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (03) :237-239
[3]  
Lai CS, 1996, IEEE ELECTR DEVICE L, V17, P199, DOI 10.1109/55.491828
[4]   Novel vertical polysilicon thin-film transistor with excimer-laser annealing [J].
Lee, MZ ;
Lee, CL ;
Lei, TF .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B) :2123-2126
[5]   CORRELATION BETWEEN STRESS AND STRUCTURE IN CHEMICALLY VAPOR-DEPOSITED SILICON-NITRIDE FILMS [J].
NOSKOV, AG ;
GOROKHOV, EB ;
SOKOLOVA, GA ;
TRUKHANOV, EM ;
STENIN, SI .
THIN SOLID FILMS, 1988, 162 (1-2) :129-143
[6]   Area laser crystallized LTPS TFTs with implanted contacts for active matrix OLED displays [J].
Persidis, Efstathios ;
Baur, Holger ;
Pieralisi, Fabio ;
Schalberger, Patrick ;
Fruehauf, Norbert .
SOLID-STATE ELECTRONICS, 2008, 52 (03) :455-461
[7]   High quality unhydrogenated low-pressure chemical vapor deposited polycrystalline silicon [J].
Rogel, R ;
Sarret, M ;
Mohammed-Brahim, T ;
Bonnaud, O ;
Kleider, JP .
JOURNAL OF NON-CRYSTALLINE SOLIDS, 2000, 266 :141-145
[8]   N-TYPE POLYCRYSTALLINE SILICON FILMS OBTAINED BY CRYSTALLIZATION OF IN-SITU PHOSPHORUS-DOPED AMORPHOUS-SILICON FILMS DEPOSITED AT LOW-PRESSURE [J].
SARRET, M ;
LIBA, A ;
LEBIHAN, F ;
JOUBERT, P ;
FORTIN, B .
JOURNAL OF APPLIED PHYSICS, 1994, 76 (09) :5492-5497
[9]  
Toure H. D., 2008, ECS Trans, V16, P165, DOI [10.1149/1.2980546, DOI 10.1149/1.2980546]
[10]   Ultra-thin elevated channel poly-Si TFT technology for fully-integrated AMLCD system on glass [J].
Zhang, SD ;
Zhu, CX ;
Sin, JKO ;
Li, JN ;
Mok, PKT .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (03) :569-575