A 2-d analytical solution for SCEs in DG MOSFETs

被引：240

作者：

Liang, XP ^{[1
]}

Taur, Y ^{[1
]}

机构：

[1] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2004年 / 51卷 / 09期

关键词：

MOSFETs; short-channel effect (SCE); threshold voltage roll-off;

D O I：

10.1109/TED.2004.832707

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A two-dimensional (2-D) analytical solution of electrostatic potential is derived for undoped (or lightly doped) double-gate (DG) MOSFETs in the subthreshold region by solving Poissons equation in a 2-D boundary value problem. It is shown that the subthreshold current, short-channel threshold voltage rolloff and subthreshold slope predicted by the analytical solution are in close agreement with 2-D numerical simulation results for both symmetric and asymmetric DG MOSFETs without the need of any fitting parameters. The analytical model not only provides useful physics insight into short-channel effects, but also serves as basis for compact modeling of DG MOSFETs.

引用

页码：1385 / 1391

页数：7

共 12 条

[1] DOUBLE-GATE SILICON-ON-INSULATOR TRANSISTOR WITH VOLUME INVERSION - A NEW DEVICE WITH GREATLY ENHANCED PERFORMANCE [J].

BALESTRA, F ;

CRISTOLOVEANU, S ;

BENACHIR, M ;

BRINI, J ;

ELEWA, T .

IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) :410-412

[2] A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs [J].

Chen, QA ;

Harrell, EM ;

Meindl, JD .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (07) :1631-1637

[3]

Frank D. J., 1992, International Electron Devices Meeting 1992. Technical Digest (Cat. No.92CH3211-0), P553, DOI 10.1109/IEDM.1992.307422

[4] Generalized scale length for two-dimensional effects in MOSFET's [J].

Frank, DJ ;

Taur, Y ;

Wong, HSP .

IEEE ELECTRON DEVICE LETTERS, 1998, 19 (10) :385-387

[5] Device scaling limits of Si MOSFETs and their application dependencies [J].

Frank, DJ ;

Dennard, RH ;

Nowak, E ;

Solomon, PM ;

Taur, Y ;

Wong, HSP .

PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288

[6]

Nguyen T. N., 1984, THESIS STANFORD U

[7]

PEI G, 2001, IEDM

[8] SCALING THEORY FOR DOUBLE-GATE SOI MOSFETS [J].

SUZUKI, K ;

TANAKA, T ;

TOSAKA, Y ;

HORIE, H ;

ARIMOTO, Y .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (12) :2326-2329

[9] Analytical threshold voltage model for short channel n(+)-p(+) double-gate SOI MOSFET's [J].

Suzuki, K ;

Tosaka, Y ;

Sugii, T .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (05) :732-738

[10]

Taur Y., 1998, FUNDAMENTALS MODERN

← 1 2 →