Synthesis of analog CMOS circuits

被引：0
|
作者：
Shanker, KR
Vasudevan, V
机构：
来源：
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 1997年
关键词：
D O I：
10.1109/ICVD.1997.568173
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we describe an efficient method for transistor sizing in cell level analog circuits. An equation based method is used. SPICE quality device models are used and the sizing problem is posed as an optimisation problem. KCL, KVL and matching constraints are taken into account in the formulation of the optimisation problem without explicitly introducing them as constraints as was done previously. A tool developed based on th is method has been used to synthesise and study performance trade-offs in various CMOS op amps.
引用
收藏
页码：439 / 444
页数：6
相关论文
共 50 条
  • [1] AMGIE - A synthesis environment for CMOS analog integrated circuits
    Van der Plas, G
    Debyser, G
    Leyn, F
    Lampaert, K
    Vandenbussche, J
    Gielen, GGE
    Sansen, W
    Veselinovic, P
    Leenaerts, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (09) : 1037 - 1058
  • [2] Resizing methodology for CMOS analog circuits
    Levi, Timothee
    Tomas, Jean
    Lewis, Noeelle
    Fouillat, Pascal
    VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
  • [3] Will analog circuits continue scaling with CMOS?
    Electronic Design, 2002, 50 (08)
  • [4] ANALOG CMOS DETERMINISTIC BOLTZMANN CIRCUITS
    SCHNEIDER, CR
    CARD, HC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (08) : 907 - 914
  • [5] A CMOS Resizing Methodology for Analog Circuits
    Levi, Timothee
    Tomas, Jean
    Lewis, Noelle
    Fouillat, Pascal
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (01): : 78 - 86
  • [6] ANALOG CMOS MULTIPLIER FOR NEURAL CIRCUITS
    DEVOS, A
    DEBLEECKER, R
    DEVOS, J
    DEMEY, M
    DEMUNNYNCK, M
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 73 (04) : 729 - 734
  • [7] Analog Layout Generator for CMOS Circuits
    Yilmaz, Ender
    Duendar, Guenhan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (01) : 32 - 45
  • [8] High performance CMOS analog arithmetic circuits
    Xu, J
    Siferd, R
    Ewing, RL
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 20 (03) : 193 - 201
  • [9] New layout generator for analog CMOS circuits
    Yilmaz, Ender
    Dundar, Guenhan
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 36 - 39
  • [10] High Performance CMOS Analog Arithmetic Circuits
    Jing Xu
    Ray Siferd
    Robert L. Ewing
    Analog Integrated Circuits and Signal Processing, 1999, 20 : 193 - 201
12345