ESD Protection Design for High-Speed Circuits in Nanoscale CMOS Process

被引:0
|
作者
Lin, Chun-Yu [1 ]
Chang, Rong-Kun [1 ]
机构
[1] Natl Taiwan Normal Univ, Dept Elect Engn, Taipei, Taiwan
来源
2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC) | 2016年
关键词
CMOS; electrostatic discharge ( ESD) protection; high-speed circuits; RECEIVER;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To protect the high-speed integrated circuits from electrostatic discharge (ESD) damages, the ESD protection design of inductor-assisted silicon-controlled rectifier (LASCR) is investigated in this work. Compared with the conventional ESD protection design of dual-diode, the LASCR has better high-speed performances and higher ESD robustness. Therefore, the LASCR is very suitable for high-speed applications.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] Prototype testing of high-speed CMOS digital circuits
    Schindler, V
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 160 - 163
  • [32] Resistor-Triggered SCR Device for ESD Protection in High-Speed I/O Interface Circuits
    Lin, Chun-Yu
    Chen, Chun-Yu
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (06) : 712 - 715
  • [33] HIGH-SPEED CMOS I/O BUFFER CIRCUITS
    ISHIBE, M
    OTAKA, S
    TAKEDA, J
    TANAKA, S
    TOYOSHIMA, Y
    TAKATSUKA, S
    SHIMIZU, S
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 569 - 571
  • [34] Optimal transistor tapering for high-speed CMOS circuits
    Ding, L
    Mazumder, P
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 708 - 713
  • [35] HIGH-SPEED CMOS I/O BUFFER CIRCUITS
    ISHIBE, M
    OTAKA, S
    TAKEDA, J
    TANAKA, S
    TOYOSHIMA, Y
    TAKATSUKA, S
    SHIMIZU, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 671 - 673
  • [36] ESD protection design for CMOS RF integrated circuits using polysilicon diodes
    Ker, MD
    Chang, CY
    MICROELECTRONICS RELIABILITY, 2002, 42 (06) : 863 - 872
  • [37] ESD Design Strategies for High-Speed Digital and RF Circuits in Deeply Scaled Silicon Technologies
    Cao, Shuqing
    Chun, Jung-Hoon
    Beebe, Stephen G.
    Dutton, Robert W.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (09) : 2301 - 2311
  • [38] High-Speed Plastic Integrated Circuits: Process Integration, Design, and Test
    Torres-Miranda, Miguel
    Petritz, Andreas
    Fian, Alexander
    Prietl, Christine
    Gold, Herbert
    Aboushady, Hassan
    Bonnassieux, Yvan
    Stadlober, Barbara
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2017, 7 (01) : 133 - 146
  • [39] An off-chip ESD protection for high-speed interfaces
    Notermans, Guido
    Ritter, Hans-Martin
    Utzig, Joachim
    Holland, Steffen
    Pan, Zhihao
    Wynants, Jochen
    Huiskamp, Paul
    Peters, Wim
    Laue, Burkhard
    2015 37TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2015,