An efficient and adaptable multimedia system for converting PAL to VGA in real-time video processing

被引:15
作者
Jain, Deepak Kumar [1 ]
Jacob, Sunil [2 ]
Alzubi, Jafar [3 ]
Menon, Varun [4 ]
机构
[1] Chongqing Univ Posts & Telecommun, Coll Automat, Key Lab Intelligent Air Ground Cooperat Control U, Chongqing 400065, Peoples R China
[2] SCMS Sch Engn & Technol, Ctr Robot, Kochi 683576, Kerala, India
[3] Al Balqa Appl Univ, Sch Engn, Salt 19117, Jordan
[4] SCMS Sch Engn & Technol, Dept Comp Sci & Engn, Kochi 683576, Kerala, India
关键词
FPGA; Hardware– software co-design; PAL; RTVPS; VGA; SVGA; VHDL; DATA HIDING SCHEME; INTERPOLATION;
D O I
10.1007/s11554-019-00889-4
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Real-time video processing has found its range of applications from defense to consumer electronics for surveillance, video conferencing, etc. With the advent of Field Programmable Gate Arrays (FPGAs), flexible real-time video processing systems which can meet hard real-time constraints are easily realized with short development time. Most of the existing solutions have high utilization of system resources and are not quite flexible with many applications. Here we propose a hardware-software co-design for an FPGA-based real-time video processing system to convert video in standard Phase Alternating Line (PAL) 576i format to standard video of Video Graphics Array (VGA)/Super Video Graphics Array (SVGA) format with little utilization of resources. Switching between multiple video streams, character/text overlaying, and skin color detection are also incorporated with the system. The system is also adaptable for rugged applications. VHSIC Hardware Description Language (VHDL) codes for the architecture were synthesized using Altera Quartus II and targeted for Altera Stratix I FPGA. Results achieved confirm that the proposed system performs efficient conversion with very less resource utilization compared to the existing solutions. Since the proposed system is also flexible, many other applications can be incorporated in the future.
引用
收藏
页码:2113 / 2125
页数:13
相关论文
共 40 条
  • [1] Altera Corporation, 2009, VID IM PROC SUIT US
  • [2] Altera Corporation, BROADC VID INFR IMPL
  • [3] Altera Corporation, 2004, STRAT DEV HDB, V1
  • [4] Alzubi J., 2018, 2018 INT S ADV EL CO, P1
  • [5] [Anonymous], IEEE T IND ELECT
  • [6] [Anonymous], THESIS
  • [7] Bouganssa I, 2016, INT CONF MULTIMED, P59, DOI 10.1109/ICMCS.2016.7905655
  • [8] Chacko Babu T., 2010, Proceedings of the 2010 International Conference on Recent Trends in Information, Telecommunication and Computing (ITC 2010), P184, DOI 10.1109/ITC.2010.26
  • [9] Dong H., 2011, 2011 INT C EL INF CO, P4125
  • [10] Accelerated image processing on FPGAs
    Draper, BA
    Beveridge, JR
    Böhm, APW
    Ross, C
    Chawathe, M
    [J]. IEEE TRANSACTIONS ON IMAGE PROCESSING, 2003, 12 (12) : 1543 - 1551