Precise Management of Scratchpad Memories for Localising Array Accesses in Scientific Codes

被引:0
作者
Groesslinger, Armin [1 ]
机构
[1] Univ Passau, Dept Math & Informat, D-94032 Passau, Germany
来源
COMPILER CONSTRUCTION, PROCEEDINGS | 2009年 / 5501卷
关键词
scratchpad memory; software-managed data cache; array localisation; polyhedron model; embedded systems; PAD MEMORY; OPTIMIZATION; LOOPS;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Unlike desktop and server CPUs, special-purpose processors found in embedded systems and on graphics cards often do not have a cache memory which is managed automatically by hardware logic. Instead, they offer a so-called scratchpad memory which is fast like a cache but, unlike a cache, has to be managed explicitly, i.e., the burden of its efficient use is imposed on the software. We present a method for computing precisely which memory cells are reused due to temporal locality of a certain class of codes, namely codes which can be modelled in the well-known polyhedron model. We present some examples demonstrating the effectiveness of our method for scientific codes.
引用
收藏
页码:236 / 250
页数:15
相关论文
共 19 条
[1]  
[Anonymous], 1993, LECT NOTES COMPUTER
[2]  
[Anonymous], NVIDIA Cuda
[3]  
[Anonymous], 2004, P 2004 INT C COMP AR
[4]   Automatic Data Movement and Computation Mapping for Multi-level Parallel Architectures with Explicitly Managed Memories [J].
Baskaran, Muthu Manikandan ;
Bondhugula, Uday ;
Krishnamoorthy, Sriram ;
Ramanujam, J. ;
Rountev, Atanas ;
Sadayappan, P. .
PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, 2008, :1-10
[5]   Code generation in the polyhedral model is easier than you think [J].
Bastoul, C .
13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, 2004, :7-16
[6]  
Bastoul C, 2003, LECT NOTES COMPUT SC, V2622, P320
[7]  
Bondhugula U, 2008, LECT NOTES COMPUT SC, V4959, P132
[8]   Compiler-directed code restructuring for improving performance of MPSoCs [J].
Chen, Guilin ;
Kandemir, Mahmut .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2008, 19 (09) :1201-1214
[9]  
CLAUSS P, 2000, 4 ANN WORKSH INT COM
[10]   Data reuse analysis technique for software-controlled memory hierarchies [J].
Issenin, I ;
Brockmeyer, E ;
Miranda, M ;
Dutt, N .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, :202-207