Development of Advanced Fan-out Wafer Level Package

被引：1
作者：
Jin, Yonggang [1 ]
Teysseyre, Jerome [1 ]
Liu, Anandan Ramasamy Yun [1 ]
Huang, Bing Hong [1 ]
机构：
[1] STMicrolect Singapore, Dept CPA, Singapore, Singapore
来源：
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013) | 2013年 / 52卷 / 01期
关键词：
D O I：
10.1149/05201.0699ecst
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
Fan-out WLP is one of embedded package processed on wafer level, also a key advanced packages with higher number of I/Os, integration flexibilities. Furthermore, it enables to integrate multiple dies vertically and horizontally in one package without using substrates. Thus, recently Fan-out WLP technology is moving forward to next generation packages, such as multi-die, low profile package and 3D SiP. Not only the electronic packages, Fan-out WLP but also is used for sensor, power IC and LED packages This paper reports developments of next generation Fan-out WLP for advanced packaging solutions.
引用
收藏
页码：699 / 708
页数：10
相关论文
共 50 条
[11]   SLIM™, High Density Wafer Level Fan-out Package Development with Submicron RDL [J].
Kim, YoungRae ;
Bae, JaeHun ;
Chang, MinHwa ;
Jo, AhRa ;
Kim, Ji Hyun ;
Park, SangEun ;
Hiner, David ;
Kelly, Michael ;
Do, WonChul .
2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, :8-13
[12]   The Novel Liquid Molding Compound for Fan-out Wafer Level Package [J].
Kan, Katsushi ;
Oi, Yosuke ;
Fujii, Yasuhito ;
Miwa, Masato ;
Sugahara, Michiyasu .
2016 International Conference on Electronics Packaging (ICEP), 2016, :557-561
[13]   Overview of Fan-out Wafer Level Package (FO-WLP) [J].
Lu, Charlie .
2014 9TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2014, :208-208
[14]   Fan-Out Wafer Level Packaging Development Line [J].
Chai, T. C. ;
Ho, David ;
Chong, S. C. ;
Hsiao, H. Y. ;
Soh, Serine ;
Lim, Simon ;
Lim, Sharon P. S. ;
Wai, Eva ;
Lau, B. L. ;
Seit, W. W. ;
Lau, G. K. ;
Phua, T. S. ;
Lim, Keith ;
Lim, Sharon S. H. ;
Ye, Y. L. .
2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, :440-444
[15]   Numerical and Experimental Study of Fan-out Wafer Level Package Strength [J].
Xu, Cheng ;
Zhong, Z. W. ;
Choi, W. K. .
2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, :2187-2192
[16]   Thermal Test Effect on Fan-out Wafer Level Package Strength [J].
Xu, Cheng ;
Zhong, Z. W. ;
Choi, W. K. .
2017 12TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2017, :271-274
[17]   Simulation and Experiments of Fan-out Wafer Level Package during Encapsulation [J].
deng, Shang-Shiuan ;
Hwang, Sheng-Jye ;
Lee, Huei-Huang ;
Huang, Durn-Yuan ;
Chen, Yu-Ren ;
Shen, Geng-Shin .
IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, :38-+
[18]   From Fan-out Wafer to Fan-out Panel Level Packaging [J].
Braun, T. ;
Becker, K. -F. ;
Raatz, S. ;
Bader, V. ;
Bauer, J. ;
Aschenbrenner, R. ;
Voges, S. ;
Thomas, T. ;
Kahle, R. ;
Lang, K. -D. .
2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, :29-32
[19]   Process and Reliability of Large Fan-Out Wafer Level Package based Package-on-Package [J].
Rao, Vempati Srinivasa ;
Chong, Chai Tai ;
Ho, David ;
Zhi, Ding Mian ;
Choong, Chong Ser ;
Lim, Sharon P. S. ;
Ismael, Daniel ;
Liang, Ye Yong .
2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, :615-622
[20]   Integrated Module Structure of Fan-out Wafer Level Package for Terahertz Antenna [J].
Ishibashi, Daijiro ;
Sasaki, Shinya ;
Ishizuki, Yoshikatsu ;
Iijima, Shinya ;
Nakata, Yoshihiro ;
Kawano, Yoichi ;
Suzuki, Toshihide ;
Tani, Motoaki .
2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, :1084-1089
12345