Optimum Digit Serial GF(2m) Multipliers for curve-based cryptography

被引:77
作者
Kumar, Sandeep
Wollinger, Thomas
Paar, Christof
机构
[1] Communication Security Group, Ruhr-Universität Bochum
关键词
bit serial multiplier; digit serial multiplier; least significant digit multiplier; elliptic/hyperel liptic curve cryptography; public key cryptography;
D O I
10.1109/TC.2006.165
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Digit Serial Multipliers are used extensively in hardware implementations of elliptic and hyperelliptic curve cryptography. This contribution shows different architectural enhancements in Least Significant Digit (LSD) multiplier for binary fields GF(2(m)). We propose two different architectures, the Double Accumulator Multiplier (DAM) and N-Accumulator Multiplier. (NAM), which are both faster compared to traditional LSD multipliers. Our evaluation of the multipliers for different digit sizes gives optimum choices and shows that currently used digit sizes are the worst possible choices. Hence, one of the most important results of this contribution is that digit sizes of the form 2(l) - 1, where l is an integer, are preferable for the digit multipliers. Furthermore, one should always use the NAM architecture to get the best timings. Considering the time area product DAM or NAM gives the best performance depending on the digit size.
引用
收藏
页码:1306 / 1311
页数:6
相关论文
共 9 条
[1]  
[Anonymous], 1988, C THEOR APPL CRYPT
[2]  
GURA N, 2001, P WORKSH CRYPT HARDW, P351
[3]  
KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
[4]  
MILLER V, 1986, ADV CRYPTOLOGY CRYPT, P417
[5]  
Orlando G., 2001, P WORKSH CRYPT HARDW, P348
[6]  
ORLANDO G, 2000, P WORKSH CRYPT HARDW
[7]  
RIVEST RL, 1978, CACM, V21, P2
[8]   Low-energy digit-serial/parallel finite field multipliers [J].
Song, LL ;
Parhi, KK .
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 19 (02) :149-166
[9]  
*VLSI COMP ARCH, 2003, IIT STAND CELLS AMI