The Future Is Now: Performance-Driven Content

被引：0
作者：
Nichols, Kevin P.
机构：
来源：
ECONTENT | 2015年 / 38卷 / 10期
关键词：
D O I：
暂无
中图分类号：
G25 [图书馆学、图书馆事业]; G35 [情报学、情报工作];
学科分类号：
1205 ; 120501 ;
摘要：
引用
收藏
页码：18 / 19
页数：2
相关论文
共 50 条
[31]   Performance-driven mapping for CPLD architectures [J].
Chen, DM ;
Cong, J ;
Ercegovac, M ;
Huang, ZJ .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (10) :1424-1431
[32]   A Blueprint for Performance-Driven Operations Management [J].
W. F. Visser .
Mining, Metallurgy & Exploration, 2020, 37 :823-831
[33]   Performance-driven scheduling for malleable workloads [J].
Njoud O. Almaaitah ;
David E. Singh ;
Taylan Özden ;
Jesus Carretero .
The Journal of Supercomputing, 2024, 80 :11556-11584
[34]   Synthesizing performance-driven facial animation [J].
Luo, Chang-Wei ;
Yu, Jun ;
Wang, Zeng-Fu .
Zidonghua Xuebao/Acta Automatica Sinica, 2014, 40 (10) :2245-2252
[35]   Performance-driven interconnect global routing [J].
Wang, DS ;
Kuh, ES .
SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, :132-136
[36]   A performance-driven floorplanning method with interconnect performance estimation [J].
Yamasaki, S ;
Nakaya, S ;
Wakabayashi, S ;
Koide, T .
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (12) :2775-2784
[37]   A performance-driven floorplanning method with interconnect performance estimation [J].
Yamasaki, Shinya ;
Nakaya, Shingo ;
Wakabayashi, Shin'ichi ;
Koide, Tetsushi .
2002, Institute of Electronics, Information and Communication, Engineers, IEICE (E85-A)
[38]   Performance-driven placement for dynamically reconfigurable FPGAs [J].
Wu, GM ;
Lin, JM ;
Chang, YW .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (04) :628-642
[39]   PROVABLY GOOD PERFORMANCE-DRIVEN GLOBAL ROUTING [J].
CONG, JS ;
KAHNG, AB ;
ROBINS, G ;
SARRAFZADEH, M ;
WONG, CK .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (06) :739-752
[40]   Performance-driven placement procedure for low power [J].
Yoshikawa, M ;
Terai, H .
ELECTRICAL ENGINEERING IN JAPAN, 2005, 151 (01) :56-65
12345