Mechanisms of temperature dependence of threshold voltage in high-k/metal gate transistors with different TiN thicknesses

被引:3
|
作者
Nishida, Yukio [1 ]
Yokoyama, Shin [1 ,2 ]
机构
[1] Hiroshima Univ, Grad Sch Adv Sci Matter, Hiroshima 7398530, Japan
[2] Hiroshima Univ, Res Inst Nanodevice & Bio Syst, Hiroshima 7398527, Japan
关键词
silicon; MOSFET; metal gate; titanium nitride; threshold voltage; work function; temperature coefficient; crystallinity; EFFECTIVE WORK FUNCTION; METAL-GATE; PERFORMANCE; TECHNOLOGY; SURFACES; SILICON; LAYERS;
D O I
10.1080/00207217.2015.1036809
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The change in temperature coefficient of the threshold voltage (=dV(th)/dT) for poly-Si/TiN/high-k gate insulator metal-oxide-semiconductor field-effect transistors (MOSFETs) was systematically investigated with respect to various TiN thicknesses for both n- and p-channel MOSFETs. With increasing TiN thickness, dV(th)/dT shifts towards negative values for both n- and p-MOSFETs. A mechanism that changes dV(th)/dT, depending on TiN thickness is proposed. The main origins are the work function of TiN (phi(TiN)) and its temperature coefficient (d phi(TiN)/dT). These are revealed to change when decreasing the thickness of the TiN layer, because the crystallinity of the TiN layer is degraded for thinner films, which was confirmed by ultraviolet photoelectron spectroscopy (UPS), transmission electron microscopy (TEM) and X-ray diffraction (XRD).
引用
收藏
页码:629 / 647
页数:19
相关论文
共 50 条
  • [1] Anomalous Width Dependence of Gate Current in High-K Metal Gate nMOS Transistors
    Duhan, Pardeep
    Ganeriwala, Mohit D.
    Rao, V. Ramgopal
    Mohapatra, Nihar R.
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (08) : 739 - 741
  • [2] Choice of Metal as Gate Electrode of Thin-Film Transistor With High-k Gate Dielectric
    Sun, Hao
    Deng, Yu Heng
    Wang, Qing He
    Lai, P. T.
    IEEE ELECTRON DEVICE LETTERS, 2025, 46 (02) : 286 - 289
  • [3] Threshold voltage model for MOSFETs with high-K gate dielectrics
    Liu, XY
    Kang, JF
    Sun, L
    Han, RQ
    Wang, YY
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) : 270 - 272
  • [4] Interface dipole engineering in metal gate/high-k stacks
    Huang AnPing
    Zheng XiaoHu
    Xiao ZhiSong
    Wang Mei
    Di ZengFeng
    Chu, Paul K.
    CHINESE SCIENCE BULLETIN, 2012, 57 (22): : 2872 - 2878
  • [5] High-K Metal-Gate PMOS FinFET Threshold Voltage Tuning with Aluminum Implantation
    Rao, K. V.
    Ngai, T.
    Hobbs, C.
    Rodgers, M.
    Vivekanand, S.
    Chavva, V.
    Khaja, F.
    Henry, T.
    Shim, K. H.
    Kirsch, P.
    Jammy, R.
    ION IMPLANTATION TECHNOLOGY 2012, 2012, 1496 : 38 - 41
  • [6] Threshold voltage control in TmSiO/HfO2 high-k/metal gate MOSFETs
    Litta, E. Dentoni
    Hellstrom, P. -E.
    Ostling, M.
    SOLID-STATE ELECTRONICS, 2015, 108 : 24 - 29
  • [7] Voltage stress induced interface states and hole trapping in germanium pMOSFETs with high-k gate dielectric and metal-gate electrode
    Chiu, Fu-Chien
    Chen, Wei-Chia
    Wu, Jih-Huah
    Chang-Liao, Kuei-Shu
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2021, 124
  • [8] Voltage Ramp Stress for Bias Temperature Instability Testing of Metal-Gate/High-k Stacks
    Kerber, Andreas
    Krishnan, Siddarth A.
    Cartier, Eduard Albert
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (12) : 1347 - 1349
  • [9] Flat-band voltage shift in metal-gate/high-k/Si stacks
    Huang An-Ping
    Zheng Xiao-Hu
    Xiao Zhi-Song
    Yang Zhi-Chao
    Wang Mei
    Chu, Paul K.
    Yang Xiao-Dong
    CHINESE PHYSICS B, 2011, 20 (09)
  • [10] Low-Temperature Microwave Annealing for MOSFETs With High-k/Metal Gate Stacks
    Lee, Yao-Jen
    Tsai, Bo-An
    Lai, Chiung-Hui
    Chen, Zheng-Yao
    Hsueh, Fu-Kuo
    Sung, Po-Jung
    Current, Michael I.
    Luo, Chih-Wei
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (10) : 1286 - 1288