Analysis and evaluation of circuit switched NoC and packet switched NoC

被引:7
作者
Liu, Shaoteng [1 ]
Jantsch, Axel [1 ]
Lu, Zhonghai [1 ]
机构
[1] Royal Inst Technol, Stockholm, Sweden
来源
16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013) | 2013年
关键词
D O I
10.1109/DSD.2013.13
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Circuit switched NoC has, compared to packet switching, a longer setup time, guaranteed throughput and latency, higher clock frequency, lower HW complexity, and higher energy efficiency. Depending on packet size and throughput requirements they exhibit better or worse performance. In this paper we designed a circuit switched NoC and compared that with packet switched NoC. By speculation and analysis, we propose that, as packet size increases, performance decreases for packet switched NoC, while it increases for circuit switched NoC. By close examination on the router architecture, we suggest that circuit switched NoC can operate at a higher clock frequency than packet switched NoC, and thus at zero load above a certain packet size circuit switched NoC could be better than packet switched NoC in packet delay. Experiment results support our intuitions and analysis. We find the cross-over point, above which circuit switching has lower latency, is around 30 flits/packet under low load and 60-70 flits/packet under high network load.
引用
收藏
页码:21 / 28
页数:8
相关论文
共 31 条
[1]  
Agarwal N., IEEE INT S, P33
[2]  
Becker DanielU., 2009, HIGH PERFORMANCE COM, P1
[3]  
Bell S., 2008, P 2008 IEEE INT SOL, DOI DOI 10.1109/ISSCC.2008.4523070
[4]   Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs [J].
Chang, Kuei-Chung ;
Shen, Jih-g Shen ;
Chen, Ten-Fu .
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, :143-148
[5]   Fast ping-pong arbitration for input-output queued packet switches [J].
Chao, HJ ;
Lam, CH ;
Guo, XL .
INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2001, 14 (07) :663-678
[6]  
Chin-Ee N., 2010, 2010 IEEE International Conference on Semiconductor Electronics (ICSE), P108, DOI 10.1109/SMELEC.2010.5549399
[7]  
Chin-Ee N., 2010, 2010 INT C COMP COMM, P1
[8]  
Dally W., 2003, Principles and Practices of Interconnection Networks
[9]   AEthereal network on chip: Concepts, architectures, and implementations [J].
Goossens, K ;
Dielissen, J ;
Radulescu, A .
IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (05) :414-421
[10]  
Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047