Power Integrity Chip-Package-PCB Co-Simulation for I/O Interface of DDR3 High-Speed Memory

被引：3
|
作者：
Chuang, Hao-Hsiang [1 ,2 ]
Wu, Shu-Jung [1 ,2 ]
Hong, Ming-Zhang
Hsu, Darren
Huang, Raphael
Hsiao, Li Chang
Wu, Tzong-Lin [1 ,2 ]
机构：
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
[2] Nanya Technol Corp NTC, Taoyuan 33383, Taiwan
来源：
IEEE EDAPS: 2008 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM | 2008年
关键词：
D O I：
10.1109/EDAPS.2008.4735991
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The modeling methodology of power distribution system (PDS) in three different levels, chip, package, and PCB for Input/Output (I/O) interface of DDR3 high-speed memory is established. The simulation results are verified with measurement results in frequency domain. Good agreement between them is clearly seen. The co-simulation with three kinds of PDS at the I/O interface and off-chip driver (OCD) circuits is constructed for time-domain simulation. The input impedance of three different PDSs is shown, and the simulation results for voltage variation and eye-patterns are compared with the corresponding input impedance. It is found lower input impedance have better power and signal integrity for the high-speed memory interface circuits. The PDS co-simulation of chip-package-PCB is important for the DDR3 circuit design.
引用
收藏
页码：31 / +
页数：3
相关论文
共 36 条
  • [31] Bursty Jitter in High-Speed I/O Due to Power-State Transition and Its Impact on Signal Integrity
    Aydiner, Alaeddin A.
    Zhuo, Cheng
    Shih, Wei-kai
    Kao, Jason T.
    Law, Raymond
    2016 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2016, : 491 - 494
  • [32] A low jitter, fast recoverable, fully analog DLL using tracking ADC for high speed and low stand-by power DDR I/O interface
    Kim, SJ
    Hong, SH
    Wee, JK
    Ahn, JH
    Chung, JY
    2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 285 - 286
  • [33] OpenCAPI Memory Interface Signal Integrity Study for High-Speed DDR5 Differential DIMM Channel with Standard Loss FR-4 Material and SNIA SFF-TA-1002 Connector
    Cai, Biao
    Hejase, Jose
    Giesen, Kyle
    Tang, Junyan
    Connolly, Brian
    Kim, Kyu-Hyoun
    Dreps, Daniel
    Fan, Zhineng
    Huang, Rocky
    Yi, Luyun
    Chen, Qiaoli
    Huang, Yifan
    Smith, Stephen
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1200 - 1207
  • [34] Signal Integrity Analysis for High Speed Channels in PCB/Package Co-Design Interface: 3D Full Wave vs. 2D/Hybrid Approach & Full Model vs. Segmentation Approach
    Scogna, Antonio Ciccomancini
    Chiang, ChunTong
    Krohne, Klaus
    Teoh, LianKheng
    Lee, Hsuen-Yen
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 585 - 588
  • [35] High-Speed and Low-Power 2.5D I/O Circuits for Memory-logic-integration by Through-Silicon Interposer
    Wang, Jiacheng
    Ma, Shunli
    Manoj, Sai P. D.
    Yu, Mingbin
    Weeraseker, Roshan
    Yu, Hao
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [36] An Energy-Efficient and High-Speed Mobile Memory I/O Interface Using Simultaneous Bi-Directional Dual (Base plus RF)-Band Signaling
    Byun, Gyung-Su
    Kim, Yanghyo
    Kim, Jongsun
    Tam, Sai-Wang
    Chang, Mau-Chung Frank
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (01) : 117 - 130
1234