Power Integrity Chip-Package-PCB Co-Simulation for I/O Interface of DDR3 High-Speed Memory

被引：3

作者：

Chuang, Hao-Hsiang ^{[1
,2
]}

Wu, Shu-Jung ^{[1
,2
]}

Hong, Ming-Zhang

Hsu, Darren

Huang, Raphael

Hsiao, Li Chang

Wu, Tzong-Lin ^{[1
,2
]}

机构：

[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan

[2] Nanya Technol Corp NTC, Taoyuan 33383, Taiwan

来源：

IEEE EDAPS: 2008 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM | 2008年

关键词：

D O I：

10.1109/EDAPS.2008.4735991

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The modeling methodology of power distribution system (PDS) in three different levels, chip, package, and PCB for Input/Output (I/O) interface of DDR3 high-speed memory is established. The simulation results are verified with measurement results in frequency domain. Good agreement between them is clearly seen. The co-simulation with three kinds of PDS at the I/O interface and off-chip driver (OCD) circuits is constructed for time-domain simulation. The input impedance of three different PDSs is shown, and the simulation results for voltage variation and eye-patterns are compared with the corresponding input impedance. It is found lower input impedance have better power and signal integrity for the high-speed memory interface circuits. The PDS co-simulation of chip-package-PCB is important for the DDR3 circuit design.

引用

页码：31 / +

页数：3

共 36 条

[21] On-chip 20Gbps High-Speed I/O IC Test System for Signal Integrity Characterization in Flip-chip package
Baek, Hyunho
Eisenstadt, William R.
2013 PROCEEDINGS OF IEEE SOUTHEASTCON, 2013,
[22] A Novel Modular Design and Modeling Methodology for High Speed High Density Die Package PCB Co-Simulation and Model Library Creation
Jiang, Jenny Xiaohong
Guo, Xinyun
Hua, Lei
Unger, Nate
Liu, Hui
Tan, Chit Zhung
Yew, Yee Huan
Teh, Pheak Ti
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 2264 - 2269
[23] Die-Package-PCB Signal Integrity Performance Debug of a High-Speed (25Gbps) Retimer: Simulation to Measurement Correlation
Tang, Tony
Wray, Bridger
Murugan, Rajen
2020 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND SIGNAL & POWER INTEGRITY VIRTUAL SYMPOSIUM(IEEE EMC+SIPI), 2020, : 170 - 175
[24] High-speed mobile memory I/O interface using multi-modulation signalling
Yu, Y.
Byun, G. -S.
ELECTRONICS LETTERS, 2018, 54 (08) : 482 - 483
[25] HIGH-SPEED, SMALL-AMPLITUDE I/O INTERFACE CIRCUITS FOR MEMORY BUS APPLICATION
TAGUCHI, M
IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (12) : 1944 - 1950
[26] Study of Power Integrity Challenges in High-Speed I/O Design Using Power Rails Merging Scheme
Chew, Li Wern
Ong, Paik Wen
PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 114 - 117
[27] Design, characterization and signal integrity analysis of a 2.5 Gb/s high-speed serial interface for automotive applications overarching the chip/PCB wall
Cossettini, A.
Cristofoli, A.
Grollitsch, W.
Alves, L.
Nonis, R.
Della Ricca, L.
Palestri, P.
Selmi, L.
2015 IEEE 1ST INTERNATIONAL FORUM ON RESEARCH AND TECHNOLOGIES FOR SOCIETY AND INDUSTRY (RTSI 2015) PROCEEDINGS, 2015,
[28] A Novel Decoupling Capacitor for Power Integrity Application in High-Speed 3D-IC Package System
Sung, Robert
Hu, Steve
Chiang, Kevin
Chang, Katy
Wang, Yu-Po
2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 92 - 95
[29] 3 GHz wide frequency model of ferrite bead for power/ground noise simulation of high-speed PCB
Kim, TH
Lee, J
Kim, H
Kim, J
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2002, : 217 - 220
[30] An Efficient Methodology for Mixed-Signal High-Speed Memory Design Using Matlab/Simulink-HDL Co-Simulation
Jaiswal, Ashok
Fang, Yuan
Hofmann, Klaus
Gregorius, Peter
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1564 - 1566

← 1 2 3 4 →