A 2Gb/s 2-tap DFE receiver for mult-drop single-ended signaling systems with reduced noise

被引：14
作者：
Bae, SJ [1 ]
Chi, HJ [1 ]
Sohn, YS [1 ]
Park, HJ [1 ]
机构：
[1] Pohang Univ Sci & Technol, Pohang, South Korea
来源：
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS | 2004年 / 47卷
关键词：
D O I：
10.1109/ISSCC.2004.1332685
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：244 / 245
页数：2
相关论文
共 5 条
[1]   A mixed-signal decision-feedback equalizer that uses a look-ahead architecture [J].
Kajley, RS ;
Hurst, PJ ;
James, EC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (03) :450-459
[2]   A 700-Mb/s/pin CMOS signaling interface wing current integrating receivers [J].
Sidiropoulos, S ;
Horowitz, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) :681-690
[3]   A 1.2Gbps CMOS DFE receiver with the extended sampling time window for application to the SSTL channel [J].
Sohn, YS ;
Bae, SJ ;
Park, HJ ;
Cho, SI .
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, :92-93
[4]   A 2.4 gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation [J].
Yeung, E ;
Horowitz, MA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11) :1619-1628
[5]  
ZERBE J, 2001, ISSCC
1