Hazard location and elimination in asynchronous circuits

被引：0

作者：

Wong, EMC ^{[1
]}

Gong, J ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Div Circuits & Syst, Singapore 639798, Singapore

来源：

ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we introduce a novel efficient hazard location and elimination technique for asynchronous circuits implemented according to STG design style. We concern on analyzing gate-level circuits with uncertain component delays. This research work includes three parts: set up delay model test bench generation and hazard avoidance. VHDL is employed to write our simulation program.

引用

页码：347 / 350

页数：4

共 50 条

[21] Synthesis of hazard-free asynchronous circuits based on characteristic graph
Lin, KJ
Kuo, CW
Lin, CS
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (11) : 1246 - 1263
[22] SYNTHESIS OF HAZARD-FREE ASYNCHRONOUS CIRCUITS WITH BOUNDED WIRE DELAYS
LAVAGNO, L
KEUTZER, K
SANGIOVANNIVINCENTELLI, AL
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (01) : 61 - 86
[23] HAZARD FREE DESIGN OF MIXED OPERATING MODE ASYNCHRONOUS SEQUENTIAL-CIRCUITS
CHIANG, JS
RADHAKRISHNAN, D
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 68 (01) : 23 - 37
[24] Efficient verification of hazard-freedom in gate-level timed asynchronous circuits
Nelson, CA
Myers, CJ
Yoneda, T
[J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 424 - 431
[25] Efficient verification of hazard-freedom in gate-level timed asynchronous circuits
Nelson, Curtis A.
Myers, Chris J.
Yoneda, Tomohiro
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (03) : 592 - 605
[26] ASYNCHRONOUS AUTOMATA SYNTHESIS IN THE FORM OF 2-LEVEL HAZARD-FREE CIRCUITS
LEMBERSKIJ, IG
[J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1983, (05): : 54 - 62
[27] HAZARD ELIMINATION
KANDEL, A
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (10) : 955 - 956
[28] STATIC HAZARD DETECTION AND ELIMINATION IN MULTILEVEL MULTI-VALUED COMBINATIONAL-CIRCUITS
AJABNOOR, YM
[J]. JOURNAL OF ENGINEERING SCIENCES, 1982, 8 (01): : 47 - 55
[29] A hazard-free majority voter for TMR-based fault tolerance in asynchronous circuits
Almukhaizim, Sobeeh
Sinanoglu, Ozgur
[J]. IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 93 - +
[30] Asynchronous synapse elimination
不详
[J]. NEUROSCIENTIST, 2001, 7 (06) : 474 - 474

← 1 2 3 4 5 →