Hazard location and elimination in asynchronous circuits

被引：0

作者：

Wong, EMC ^{[1
]}

Gong, J ^{[1
]}

机构：

[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Div Circuits & Syst, Singapore 639798, Singapore

来源：

ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we introduce a novel efficient hazard location and elimination technique for asynchronous circuits implemented according to STG design style. We concern on analyzing gate-level circuits with uncertain component delays. This research work includes three parts: set up delay model test bench generation and hazard avoidance. VHDL is employed to write our simulation program.

引用

页码：347 / 350

页数：4

共 50 条

[11] 2 NEW TYPES OF HAZARD IN ASYNCHRONOUS CIRCUITS - REPLY
ANDREW, R
ELECTRONICS LETTERS, 1986, 22 (25) : 1320 - 1320
[12] AVOIDANCE AND ELIMINATION OF FUNCTION HAZARDS IN ASYNCHRONOUS SEQUENTIAL CIRCUITS
HACKBART, RR
DIETMEYER, DL
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (02) : 184 - +
[13] A VARIATIONAL APPROACH TO HAZARD DETECTION IN ASYNCHRONOUS SEQUENTIAL-CIRCUITS
BARASHKO, AS
AUTOMATION AND REMOTE CONTROL, 1984, 45 (11) : 1506 - 1512
[14] SPECIFICATION, SYNTHESIS, AND VERIFICATION OF HAZARD-FREE ASYNCHRONOUS CIRCUITS
MOON, CW
STEPHAN, PR
BRAYTON, RK
JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 85 - 100
[15] HAZARD ANALYSIS OF ASYNCHRONOUS CIRCUITS IN MULLER-BARTKYS SENSE
NOZAKI, A
JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 1976, 13 (02) : 161 - 171
[16] Externally hazard-free implementations of asynchronous control circuits
Sawasaki, MH
Ykman-Couvreur, C
Lin, B
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (08) : 835 - 848
[17] Specification, synthesis, and verification of hazard-free asynchronous circuits
Moon, Cho W.
Stephan, Paul R.
Brayton, Robert K.
Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1994, 7 (1-2): : 85 - 100
[18] HAZARD CORRECTION IN ASYNCHRONOUS SEQUENTIAL CIRCUITS USING INERTIAL DELAY ELEMENTS
SERVIT, M
IEEE TRANSACTIONS ON COMPUTERS, 1973, C-22 (11) : 1041 - 1042
[19] Synthesis of hazard-free asynchronous circuits based on characteristic graph
Lin, KJ
Kuo, CW
Lin, CS
IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (11) : 1246 - 1263
[20] SYNTHESIS OF HAZARD-FREE ASYNCHRONOUS CIRCUITS WITH BOUNDED WIRE DELAYS
LAVAGNO, L
KEUTZER, K
SANGIOVANNIVINCENTELLI, AL
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (01) : 61 - 86

← 1 2 3 4 5 →