Design of a comparator in CMOS SOI

被引：5
作者：
Säll, E [1 ]
Vesterbacka, M [1 ]
机构：
[1] Linkoping Univ, Dept EE, SE-58183 Linkoping, Sweden
来源：
4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/IWSOC.2004.1319884
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper gives an introduction to the silicon-on-insulator (SOI) CMOS technology and presents the major advantages and disadvantages of using SOL It also presents the design of a comparator which has been sent for manufacturing, designed in a 0.13 mum partially depleted SOI CMOS process. The comparator is a first step towards the design of a complete 6-bit flash analog-to-digital converter with a sampling frequency of 1.5 GHz.
引用
收藏
页码：229 / 232
页数：4
相关论文
共 50 条
  • [41] High Performance CMOS Voltage Comparator
    Gandhi, Priyesh P.
    Devashrayee, N. M.
    2013 4TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2013), 2013,
  • [42] Replica biased complementary CMOS comparator
    Panov, Georgi Nikolov
    Popov, Angel Nikolaev
    2017 XXVI INTERNATIONAL SCIENTIFIC CONFERENCE ELECTRONICS (ET), 2017,
  • [43] A dynamic analysis of a latched CMOS comparator
    Samid, L
    Volz, P
    Manoli, N
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 181 - 184
  • [44] FAST CMOS MULTILEVEL CURRENT COMPARATOR
    GUSTAT, H
    ELECTRONICS LETTERS, 1993, 29 (07) : 592 - 593
  • [45] Performance analysis of optimised CMOS comparator
    Le, HP
    Zayegh, A
    Singh, J
    ELECTRONICS LETTERS, 2003, 39 (11) : 833 - 835
  • [46] The CMOS inverter as a comparator in ADC designs
    Tangel, A
    Choi, K
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 39 (02) : 147 - 155
  • [47] Design of Comparator in Sigma-Delta ADC Using 45 nm CMOS Technology
    Kumar, Varun
    Singh, Krishan Kumar
    Pandey, Abhishek
    Nath, Vijay
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON NANO-ELECTRONICS, CIRCUITS & COMMUNICATION SYSTEMS, 2017, 403 : 381 - 387
  • [48] Metastability of SOI CMOS latches
    Tretz, C
    Chuang, CT
    Terman, LM
    Anderson, CJ
    Zukowski, C
    1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 162 - 163
  • [49] Low Power, Low Offset, Area Efficient Comparator Design in Nanoscale CMOS Technology
    Vazgen, Melikyan Sh
    Artur, Mkhitaryan Kh
    Andranik, Hayrapetyan K.
    Simon, Gharibyan H.
    Vardan, Grigoryants P.
    Gegham, Petrosyan A.
    Zaven, Avetisyan M.
    Nune, Beglaryan H.
    PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,
  • [50] Design and simulation of modified ultra low power CMOS Comparator for Sigma Delta Modulator
    Gangwar, Monika
    Nishad, Atul Kumar
    PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), 2018, : 1425 - 1427
12345